JP4322809B2 - Ｍｒａｍの弱ビットを特定する方法及び回路 - Google Patents

Ｍｒａｍの弱ビットを特定する方法及び回路 Download PDF

Info

Publication number
JP4322809B2
JP4322809B2 JP2004539810A JP2004539810A JP4322809B2 JP 4322809 B2 JP4322809 B2 JP 4322809B2 JP 2004539810 A JP2004539810 A JP 2004539810A JP 2004539810 A JP2004539810 A JP 2004539810A JP 4322809 B2 JP4322809 B2 JP 4322809B2
Authority
JP
Japan
Prior art keywords
transistor
reference voltage
memory cell
resistance
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004539810A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006500725A (ja
JP2006500725A5 (enExample
Inventor
ジェイ． ナハス、ジョセフ
ダブリュ． アンドレ、トーマス
ジェイ． ガーニ、ブラッドリー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2006500725A publication Critical patent/JP2006500725A/ja
Publication of JP2006500725A5 publication Critical patent/JP2006500725A5/ja
Application granted granted Critical
Publication of JP4322809B2 publication Critical patent/JP4322809B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1673—Reading or sensing circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1653—Address circuits or decoders
    • G11C11/1655—Bit-line or column circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1675—Writing or programming circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/025—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in signal lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/12005—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details comprising voltage or current generators

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Read Only Memory (AREA)
JP2004539810A 2002-09-26 2003-07-22 Ｍｒａｍの弱ビットを特定する方法及び回路 Expired - Fee Related JP4322809B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/255,303 US6538940B1 (en) 2002-09-26 2002-09-26 Method and circuitry for identifying weak bits in an MRAM
PCT/US2003/022851 WO2004029987A1 (en) 2002-09-26 2003-07-22 Method and circuitry for identifying weak bits in an mram

Publications (3)

Publication Number Publication Date
JP2006500725A JP2006500725A (ja) 2006-01-05
JP2006500725A5 JP2006500725A5 (enExample) 2006-07-20
JP4322809B2 true JP4322809B2 (ja) 2009-09-02

Family

ID=22967712

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004539810A Expired - Fee Related JP4322809B2 (ja) 2002-09-26 2003-07-22 Ｍｒａｍの弱ビットを特定する方法及び回路

Country Status (9)

Country Link
US (1) US6538940B1 (enExample)
EP (1) EP1547094B1 (enExample)
JP (1) JP4322809B2 (enExample)
KR (1) KR100985400B1 (enExample)
CN (1) CN100416706C (enExample)
AU (1) AU2003252100A1 (enExample)
DE (1) DE60311117T2 (enExample)
TW (1) TWI299870B (enExample)
WO (1) WO2004029987A1 (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6600690B1 (en) * 2002-06-28 2003-07-29 Motorola, Inc. Sense amplifier for a memory having at least two distinct resistance states
JP4266297B2 (ja) * 2002-09-05 2009-05-20 株式会社ルネサステクノロジ 不揮発性記憶装置
US6707710B1 (en) * 2002-12-12 2004-03-16 Hewlett-Packard Development Company, L.P. Magnetic memory device with larger reference cell
US6999887B2 (en) * 2003-08-06 2006-02-14 Infineon Technologies Ag Memory cell signal window testing apparatus
KR100988087B1 (ko) * 2003-11-24 2010-10-18 삼성전자주식회사 Ｍｒａｍ 특성 분석 장치 및 그 분석 방법
US7038959B2 (en) * 2004-09-17 2006-05-02 Freescale Semiconductor, Inc. MRAM sense amplifier having a precharge circuit and method for sensing
US7110313B2 (en) * 2005-01-04 2006-09-19 Taiwan Semiconductor Manufacturing Company, Ltd. Multiple-time electrical fuse programming circuit
EP1787535B1 (en) * 2005-11-16 2013-07-03 Cho, Eun Hyo Pants having body-shaping function
US7313043B2 (en) * 2005-11-29 2007-12-25 Altis Semiconductor Snc Magnetic Memory Array
CN101842843B (zh) * 2007-11-01 2014-06-11 飞思卡尔半导体公司 Mram测试
US8780657B2 (en) 2012-03-01 2014-07-15 Apple Inc. Memory with bit line current injection
US9165629B2 (en) * 2013-03-12 2015-10-20 Taiwan Semiconductor Manufacturing Co., Ltd. Method and apparatus for MRAM sense reference trimming
KR102150469B1 (ko) * 2014-04-04 2020-09-02 에스케이하이닉스 주식회사 저항성 메모리 장치
US10290327B2 (en) * 2017-10-13 2019-05-14 Nantero, Inc. Devices and methods for accessing resistive change elements in resistive change element arrays
US10224088B1 (en) * 2018-02-12 2019-03-05 Nxp Usa, Inc. Memory with a global reference circuit
US10839879B2 (en) * 2018-09-27 2020-11-17 Taiwan Semiconductor Manufacturing Co., Ltd. Read techniques for a magnetic tunnel junction (MTJ) memory device with a current mirror
CN112349321B (zh) * 2019-08-06 2024-03-12 上海磁宇信息科技有限公司 一种使用公共参考电压的磁性随机存储器芯片架构
CN116343884A (zh) * 2021-12-23 2023-06-27 浙江驰拓科技有限公司 Mram芯片的数据读取电路及筛选失效单元的方法
US12027224B2 (en) 2022-03-16 2024-07-02 International Business Machines Corporation Authenticity and yield by reading defective cells

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4468759A (en) 1982-05-03 1984-08-28 Intel Corporation Testing method and apparatus for dram
US5142495A (en) * 1989-03-10 1992-08-25 Intel Corporation Variable load for margin mode
US5321842A (en) * 1990-01-13 1994-06-14 At&T Bell Laboratories Three-state driver with feedback-controlled switching
US6105152A (en) 1993-04-13 2000-08-15 Micron Technology, Inc. Devices and methods for testing cell margin of memory devices
US5537358A (en) 1994-12-06 1996-07-16 National Semiconductor Corporation Flash memory having adaptive sensing and method
US5731733A (en) * 1995-09-29 1998-03-24 Intel Corporation Static, low current sensing circuit for sensing the state of a fuse device
FR2760888B1 (fr) * 1997-03-11 1999-05-07 Sgs Thomson Microelectronics Circuit de lecture pour memoire adapte a la mesure des courants de fuite
US6128239A (en) * 1999-10-29 2000-10-03 Hewlett-Packard MRAM device including analog sense amplifiers
US6317376B1 (en) * 2000-06-20 2001-11-13 Hewlett-Packard Company Reference signal generation for magnetic random access memory devices
JP3596808B2 (ja) * 2000-08-10 2004-12-02 沖電気工業株式会社 不揮発性半導体記憶装置
US6456524B1 (en) * 2001-10-31 2002-09-24 Hewlett-Packard Company Hybrid resistive cross point memory cell arrays and methods of making the same

Also Published As

Publication number Publication date
JP2006500725A (ja) 2006-01-05
EP1547094A1 (en) 2005-06-29
EP1547094B1 (en) 2007-01-10
KR20050057585A (ko) 2005-06-16
WO2004029987A1 (en) 2004-04-08
DE60311117D1 (de) 2007-02-22
AU2003252100A1 (en) 2004-04-19
US6538940B1 (en) 2003-03-25
TWI299870B (en) 2008-08-11
CN100416706C (zh) 2008-09-03
KR100985400B1 (ko) 2010-10-06
DE60311117T2 (de) 2007-08-16
TW200423140A (en) 2004-11-01
CN1685445A (zh) 2005-10-19

Similar Documents

Publication Publication Date Title
JP4322809B2 (ja) Ｍｒａｍの弱ビットを特定する方法及び回路
KR100816924B1 (ko) 반도체 집적회로장치
KR100591026B1 (ko) 퓨즈 검출 회로를 갖는 집적 회로 메모리
US4999813A (en) Nonvolatile semiconductor memory having a stress test circuit
US7352639B2 (en) Method and apparatus for increasing yield in a memory circuit
US6501692B1 (en) Circuit and method for stress testing a static random access memory (SRAM) device
WO1992006475A1 (fr) Memoire a semi-conducteur
KR20020061113A (ko) 반도체 장치
US7859938B2 (en) Semiconductor memory device and test method thereof
JP2023084459A (ja) 半導体記憶装置
JP3166281B2 (ja) 半導体集積回路及びその製造方法
KR100518579B1 (ko) 반도체 장치 및 그 테스트 방법
JP3904642B2 (ja) 集積回路アレイ内の欠陥を検出する方法
JP2005302809A (ja) 半導体装置
JP4370527B2 (ja) 半導体記憶装置
US7177217B2 (en) Method and circuit for verifying and eventually substituting defective reference cells of a memory
US6535441B2 (en) Static semiconductor memory device capable of accurately detecting failure in standby mode
JP3468730B2 (ja) 不揮発性半導体記憶装置の試験方法
KR0165500B1 (ko) 스태틱 랜덤 억세스 메모리 장치의 결함 셀 선별 회로
JP2025081100A (ja) 不揮発性メモリ装置
JP4152422B2 (ja) 半導体集積回路装置
JP3403684B2 (ja) 半導体装置
JP2005100490A (ja) スタティック型半導体記憶装置における電流不良アドレスを検知するための電源制御回路
JP2009004087A (ja) 半導体集積回路装置
JP2011060340A (ja) 半導体記憶装置、及び半導体記憶装置の試験方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060526

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060526

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090515

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090519

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090603

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120612

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120612

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130612

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees