CN100416706C - 识别mram中的脆弱比特的方法和电路 - Google Patents
识别mram中的脆弱比特的方法和电路 Download PDFInfo
- Publication number
- CN100416706C CN100416706C CNB038229684A CN03822968A CN100416706C CN 100416706 C CN100416706 C CN 100416706C CN B038229684 A CNB038229684 A CN B038229684A CN 03822968 A CN03822968 A CN 03822968A CN 100416706 C CN100416706 C CN 100416706C
- Authority
- CN
- China
- Prior art keywords
- transistor
- reference voltage
- memory
- memory cell
- current electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1673—Reading or sensing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1653—Address circuits or decoders
- G11C11/1655—Bit-line or column circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1675—Writing or programming circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/025—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in signal lines
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/12005—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details comprising voltage or current generators
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Read Only Memory (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/255,303 | 2002-09-26 | ||
| US10/255,303 US6538940B1 (en) | 2002-09-26 | 2002-09-26 | Method and circuitry for identifying weak bits in an MRAM |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1685445A CN1685445A (zh) | 2005-10-19 |
| CN100416706C true CN100416706C (zh) | 2008-09-03 |
Family
ID=22967712
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB038229684A Expired - Fee Related CN100416706C (zh) | 2002-09-26 | 2003-07-22 | 识别mram中的脆弱比特的方法和电路 |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US6538940B1 (enExample) |
| EP (1) | EP1547094B1 (enExample) |
| JP (1) | JP4322809B2 (enExample) |
| KR (1) | KR100985400B1 (enExample) |
| CN (1) | CN100416706C (enExample) |
| AU (1) | AU2003252100A1 (enExample) |
| DE (1) | DE60311117T2 (enExample) |
| TW (1) | TWI299870B (enExample) |
| WO (1) | WO2004029987A1 (enExample) |
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6600690B1 (en) * | 2002-06-28 | 2003-07-29 | Motorola, Inc. | Sense amplifier for a memory having at least two distinct resistance states |
| JP4266297B2 (ja) * | 2002-09-05 | 2009-05-20 | 株式会社ルネサステクノロジ | 不揮発性記憶装置 |
| US6707710B1 (en) * | 2002-12-12 | 2004-03-16 | Hewlett-Packard Development Company, L.P. | Magnetic memory device with larger reference cell |
| US6999887B2 (en) * | 2003-08-06 | 2006-02-14 | Infineon Technologies Ag | Memory cell signal window testing apparatus |
| KR100988087B1 (ko) * | 2003-11-24 | 2010-10-18 | 삼성전자주식회사 | Mram 특성 분석 장치 및 그 분석 방법 |
| US7038959B2 (en) * | 2004-09-17 | 2006-05-02 | Freescale Semiconductor, Inc. | MRAM sense amplifier having a precharge circuit and method for sensing |
| US7110313B2 (en) * | 2005-01-04 | 2006-09-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multiple-time electrical fuse programming circuit |
| EP1787535B1 (en) * | 2005-11-16 | 2013-07-03 | Cho, Eun Hyo | Pants having body-shaping function |
| US7313043B2 (en) * | 2005-11-29 | 2007-12-25 | Altis Semiconductor Snc | Magnetic Memory Array |
| CN101842843B (zh) * | 2007-11-01 | 2014-06-11 | 飞思卡尔半导体公司 | Mram测试 |
| US8780657B2 (en) | 2012-03-01 | 2014-07-15 | Apple Inc. | Memory with bit line current injection |
| US9165629B2 (en) * | 2013-03-12 | 2015-10-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and apparatus for MRAM sense reference trimming |
| KR102150469B1 (ko) * | 2014-04-04 | 2020-09-02 | 에스케이하이닉스 주식회사 | 저항성 메모리 장치 |
| US10290327B2 (en) * | 2017-10-13 | 2019-05-14 | Nantero, Inc. | Devices and methods for accessing resistive change elements in resistive change element arrays |
| US10224088B1 (en) * | 2018-02-12 | 2019-03-05 | Nxp Usa, Inc. | Memory with a global reference circuit |
| US10839879B2 (en) * | 2018-09-27 | 2020-11-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Read techniques for a magnetic tunnel junction (MTJ) memory device with a current mirror |
| CN112349321B (zh) * | 2019-08-06 | 2024-03-12 | 上海磁宇信息科技有限公司 | 一种使用公共参考电压的磁性随机存储器芯片架构 |
| CN116343884A (zh) * | 2021-12-23 | 2023-06-27 | 浙江驰拓科技有限公司 | Mram芯片的数据读取电路及筛选失效单元的方法 |
| US12027224B2 (en) | 2022-03-16 | 2024-07-02 | International Business Machines Corporation | Authenticity and yield by reading defective cells |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5731733A (en) * | 1995-09-29 | 1998-03-24 | Intel Corporation | Static, low current sensing circuit for sensing the state of a fuse device |
| US5889702A (en) * | 1997-03-11 | 1999-03-30 | Sgs-Thomson Microelectronics, S.A. | Read circuit for memory adapted to the measurement of leakage currents |
| US20020021605A1 (en) * | 2000-08-10 | 2002-02-21 | Teruhiro Harada | Nonvolatile semiconductor memory with testing circuit |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4468759A (en) | 1982-05-03 | 1984-08-28 | Intel Corporation | Testing method and apparatus for dram |
| US5142495A (en) * | 1989-03-10 | 1992-08-25 | Intel Corporation | Variable load for margin mode |
| US5321842A (en) * | 1990-01-13 | 1994-06-14 | At&T Bell Laboratories | Three-state driver with feedback-controlled switching |
| US6105152A (en) | 1993-04-13 | 2000-08-15 | Micron Technology, Inc. | Devices and methods for testing cell margin of memory devices |
| US5537358A (en) | 1994-12-06 | 1996-07-16 | National Semiconductor Corporation | Flash memory having adaptive sensing and method |
| US6128239A (en) * | 1999-10-29 | 2000-10-03 | Hewlett-Packard | MRAM device including analog sense amplifiers |
| US6317376B1 (en) * | 2000-06-20 | 2001-11-13 | Hewlett-Packard Company | Reference signal generation for magnetic random access memory devices |
| US6456524B1 (en) * | 2001-10-31 | 2002-09-24 | Hewlett-Packard Company | Hybrid resistive cross point memory cell arrays and methods of making the same |
-
2002
- 2002-09-26 US US10/255,303 patent/US6538940B1/en not_active Expired - Fee Related
-
2003
- 2003-07-22 JP JP2004539810A patent/JP4322809B2/ja not_active Expired - Fee Related
- 2003-07-22 EP EP03798674A patent/EP1547094B1/en not_active Expired - Lifetime
- 2003-07-22 AU AU2003252100A patent/AU2003252100A1/en not_active Abandoned
- 2003-07-22 CN CNB038229684A patent/CN100416706C/zh not_active Expired - Fee Related
- 2003-07-22 DE DE60311117T patent/DE60311117T2/de not_active Expired - Fee Related
- 2003-07-22 KR KR1020057005218A patent/KR100985400B1/ko not_active Expired - Fee Related
- 2003-07-22 WO PCT/US2003/022851 patent/WO2004029987A1/en not_active Ceased
- 2003-09-10 TW TW092125077A patent/TWI299870B/zh not_active IP Right Cessation
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5731733A (en) * | 1995-09-29 | 1998-03-24 | Intel Corporation | Static, low current sensing circuit for sensing the state of a fuse device |
| US5889702A (en) * | 1997-03-11 | 1999-03-30 | Sgs-Thomson Microelectronics, S.A. | Read circuit for memory adapted to the measurement of leakage currents |
| US20020021605A1 (en) * | 2000-08-10 | 2002-02-21 | Teruhiro Harada | Nonvolatile semiconductor memory with testing circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2006500725A (ja) | 2006-01-05 |
| EP1547094A1 (en) | 2005-06-29 |
| EP1547094B1 (en) | 2007-01-10 |
| JP4322809B2 (ja) | 2009-09-02 |
| KR20050057585A (ko) | 2005-06-16 |
| WO2004029987A1 (en) | 2004-04-08 |
| DE60311117D1 (de) | 2007-02-22 |
| AU2003252100A1 (en) | 2004-04-19 |
| US6538940B1 (en) | 2003-03-25 |
| TWI299870B (en) | 2008-08-11 |
| KR100985400B1 (ko) | 2010-10-06 |
| DE60311117T2 (de) | 2007-08-16 |
| TW200423140A (en) | 2004-11-01 |
| CN1685445A (zh) | 2005-10-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100416706C (zh) | 识别mram中的脆弱比特的方法和电路 | |
| US6999366B2 (en) | Magnetic memory including a sense result category between logic states | |
| CN100409363C (zh) | 数据存储器件及其制造方法 | |
| CN101040343B (zh) | 用于静态随机存取存储器的字线驱动器电路及其方法 | |
| US6501692B1 (en) | Circuit and method for stress testing a static random access memory (SRAM) device | |
| KR20000062687A (ko) | 퓨즈 검출 회로를 갖는 집적 회로 메모리 | |
| US20070195621A1 (en) | Method and apparatus for increasing yield in a memory circuit | |
| US9406366B2 (en) | Semiconductor memory device and method of controlling semiconductor memory device | |
| TWI708263B (zh) | 包括用於電流感測的分布式基準單元的記憶體陣列 | |
| KR20020061113A (ko) | 반도체 장치 | |
| CN115588455A (zh) | 检测nvm阵列中的字线漏电和工艺缺陷的电路和方法 | |
| JP4886353B2 (ja) | 抵抗変化型ヒューズ回路 | |
| US11177010B1 (en) | Bitcell for data redundancy | |
| US7586788B2 (en) | Nonvolatile semiconductor memory having voltage adjusting circuit | |
| US7426142B1 (en) | Device and method for sensing programming status of non-volatile memory elements | |
| JP2008217842A (ja) | 不揮発性記憶装置 | |
| US7447057B2 (en) | Semiconductor integrated circuit device with a plurality of memory cells storing data | |
| TWI796203B (zh) | 判決電路、記憶體裝置及其週邊電路 | |
| CN102982845B (zh) | 一种电子可编程熔丝电路 | |
| US7177217B2 (en) | Method and circuit for verifying and eventually substituting defective reference cells of a memory | |
| CN202976857U (zh) | 一种电子可编程熔丝电路 | |
| US20230307014A1 (en) | Sensing module, memory device, and sensing method applied to identify un-programmed/programmed state of non-volatile memory cell | |
| CN106856101A (zh) | 电阻式内存及其记忆胞 | |
| JP2024083802A (ja) | 抵抗変化メモリの書き込み回路および抵抗変化メモリの書き込み方法 | |
| JP2000251499A (ja) | 不揮発性メモリ及び不揮発性メモリの検査方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080903 Termination date: 20140722 |
|
| EXPY | Termination of patent right or utility model |