JP4308765B2 - ボンディングワイヤ接続方法 - Google Patents

ボンディングワイヤ接続方法 Download PDF

Info

Publication number
JP4308765B2
JP4308765B2 JP2004528420A JP2004528420A JP4308765B2 JP 4308765 B2 JP4308765 B2 JP 4308765B2 JP 2004528420 A JP2004528420 A JP 2004528420A JP 2004528420 A JP2004528420 A JP 2004528420A JP 4308765 B2 JP4308765 B2 JP 4308765B2
Authority
JP
Japan
Prior art keywords
contact
carrier
nail head
head contact
connection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004528420A
Other languages
English (en)
Other versions
JP2006502564A (ja
Inventor
クラウス ジークリンデ
ラウシャー グンター
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of JP2006502564A publication Critical patent/JP2006502564A/ja
Application granted granted Critical
Publication of JP4308765B2 publication Critical patent/JP4308765B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/486Via connections through the substrate with or without pins
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/328Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by welding
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4007Surface contacts, e.g. bumps
    • H05K3/4015Surface contacts, e.g. bumps using auxiliary conductive elements, e.g. pieces of metal foil, metallic spheres
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48095Kinked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48235Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a via metallisation of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48475Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48476Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
    • H01L2224/48477Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding)
    • H01L2224/48478Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball
    • H01L2224/4848Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball outside the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • H01L2224/7825Means for applying energy, e.g. heating means
    • H01L2224/783Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/78301Capillary
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85009Pre-treatment of the connector or the bonding area
    • H01L2224/85051Forming additional members, e.g. for "wedge-on-ball", "ball-on-wedge", "ball-on-ball" connections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8512Aligning
    • H01L2224/85148Aligning involving movement of a part of the bonding apparatus
    • H01L2224/85169Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
    • H01L2224/8518Translational movements
    • H01L2224/85181Translational movements connecting first on the semiconductor or solid-state body, i.e. on-chip, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • H01L2224/85205Ultrasonic bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/78Apparatus for connecting with wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01027Cobalt [Co]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01032Germanium [Ge]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01068Erbium [Er]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • H05K1/111Pads for surface mounting, e.g. lay-out
    • H05K1/112Pads for surface mounting, e.g. lay-out directly combined with via connections
    • H05K1/113Via provided in pad; Pad over filled via
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04Soldering or other types of metallurgic bonding
    • H05K2203/049Wire bonding

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Wire Bonding (AREA)

Description

半導体チップと、貫通接触接続部が設けられた担体と、該半導体チップの接続パッドを該貫通接触接続部に接続するワイヤとを有する回路装置、および該回路装置の製造方法
本発明は、半導体チップと、コンタクト場所が設けられた担体と、該半導体チップの接続パッドを該コンタクト場所に接続するワイヤとを有する回路装置に関する。ここでは、該コンタクト場所に第1のネイルヘッドコンタクトが形成され、該ワイヤの第1の端部は第2のネイルヘッドコンタクトによって該半導体チップの接続パッドに接続され、該ワイヤの第2の端部はウェッジコンタクトによって第1のネイルヘッドコンタクトに接続されている。本発明はさらに、この種の回路装置の製造方法にも関する。
この種の回路装置およびこの種の方法は、JP2000323514Aから公知である。ここでは良好なボンディングコンタクトを、金との接合性が悪い材料から成る導体路上に形成するという課題を解決しなければならない。このボンディングコンタクトは、とりわけウェッジコンタクトである。別の適用分野は、この公報には示唆されていない。
本発明の課題は、ボンディングすべき場所におけるメタライジングの程度がごく僅かしかない担体表面とワイヤとの接続を可能な限り簡単および低コストにし、かつ良好にすることである。前記ワイヤは、とりわけ金ワイヤまたはアルミニウムワイヤである。
前記課題は、請求項1に記載された回路装置または請求項6に記載された方法によって解決される。有利な発展形態は、従属請求項に記載されている。
それによれば本発明の技術思想は、ネイルヘッドコンタクトを担体表面上に、貫通接触接続部の場所にて、ここに別の表面メタライジング部を設けずに直接取り付けることである。担体を貫通して貫通接触接続部を形成する孔のみがメタライジングされる。担体の表面のこの孔の場所にネイルヘッドコンタクトを取り付けることにより、孔に形成されたメタライジング部との接続が十分に良好になり、該ネイルヘッドコンタクトに取り付けられたウェッジコンタクトによって、担体の別の表面との接続または2つの絶縁性の担体層間の金属層との接続が実現される。すなわち本発明では、担体上のコンタクトパッドの代わりに第1のネイルヘッドコンタクトが代用される。こうすることによって有利には、高価な基板表面が削減され、回路は縮小される。
本発明による回路装置ないしは本発明による方法の別の利点は、担体表面上に設けられる通常のボンディング接続面を省略して、該担体表面上に導体路を製造する際の処理ステップが1つ削減できることである。このことによって、このために通常使用される金ペーストが削減され、コストが低減される。
本発明の発展形態では、担体をセラミックスによって形成しなければならない。択一的に、担体をPCボード(printed circuit board)とすることもできる。この担体を絶縁層から形成して、貫通接触接続部を1つの担体表面から別の担体表面に到達させることができる。しかし、担体を2つまたはそれ以上の絶縁層から形成して、該絶縁層間にメタライジング部を導体路および/または質量体表面の形態で配置し、貫通接触接続部を少なくとも部分的に、この中間メタライジング部までのみ到達させることもできる。
本発明を以下で、実施例に基づいて図面を使用して詳細に説明する。
図 本発明による回路装置である。
この図では、2つの絶縁層を有する担体1が形成されており、これらの2つの絶縁層間には、メタライジングされた面および/または導体路2が配置されている。担体1の1つの表面上に、半導体チップ3が配置されている。半導体チップ3が配置された担体層を貫通して貫通接触接続部9が案内されており、この貫通接触接続部9によって、メタライジング面または導体路2が接触接続される。本発明によれば、担体表面にコンタクトパッドは形成されず、その代わりに第1のネイルヘッドコンタクト4が取り付けられ、このネイルヘッドコンタクト4からワイヤは分離されている。半導体チップ3の接続パッド(詳細には図示されていない)上に、第2のネイルヘッドコンタクト5が形成されている。このネイルヘッドコンタクト5から出発して、該半導体チップ3と貫通接触接続部9とを接続するワイヤ6が第1のネイルヘッドコンタクト4まで延在しており、そこでウェッジコンタクト7を使用して、該ネイルヘッドコンタクト4に接続されている。図示されている実施例では、第1のネイルヘッドコンタクト4は担体層の貫通接触接続部9の孔に、ある程度押入されている。こうすることによって、孔のメタライジング部との接触接続が良好になる。
本発明は、中間メタライジング部を有する多層の担体にて適用することに限定されることはなく、裏面メタライジング部を有する単層の担体に適用することもできる。
図中には、本発明による方法を図解するため、ボンディングツールのキャピラリ8も示されている。
本発明による回路装置である。

Claims (3)

  1. 半導体チップ(3)の接続パッドと、セラミックスによって形成されている担体(1)に設けられた貫通接触接続部(9)との電気的な接続を行う製造方法において、
    該担体(1)を貫通して該貫通接触接続部(9)を形成する孔のみがメタライジングされ、
    ・第1のネイルヘッドコンタクト(4)を担体表面上に、前記貫通接触接続部(9)の場所にて、ここに別の表面メタライジング部を設けずに、ボンディングツールのキャピラリによって直接形成するステップと、
    ・該キャピラリ内から該第1のネイルヘッドコンタクト(4)まで繋がっているワイヤ(6)を前記第1のネイルヘッドコンタクト(4)から分離するステップと、
    ・第2のネイルヘッドコンタクト(5)を該半導体チップ(3)の接続パッド上に、該ボンディングツールのキャピラリ(8)によって形成するステップと、
    ・前記ワイヤ(6)を前記第1のネイルヘッドコンタクト(4)まで案内するステップと、
    ・前記ワイヤ(6)の端部とのウェッジコンタクト(7)を前記第1のネイルヘッドコンタクト(4)上に、該ボンディングツールのキャピラリ(8)によって形成するステップを有することを特徴とする製造方法。
  2. 半導体チップ(3)の接続パッドと、多層のPCボードによって形成されている担体(1)に設けられた貫通接触接続部(9)との電気的な接続を行う製造方法において、
    該貫通接触接続部(9)は、該担体の表面と2つのPCボード層間のメタライジング部(2)とを接続し、
    該担体(1)を貫通して該貫通接触接続部(9)を形成する孔のみがメタライジングされ、
    ・第1のネイルヘッドコンタクト(4)を担体表面上に、前記貫通接触接続部(9)の場所にて、ここに別の表面メタライジング部を設けずに、ボンディングツールのキャピラリによって直接形成するステップと、
    ・該キャピラリ内から該第1のネイルヘッドコンタクト(4)まで繋がっているワイヤ(6)を前記第1のネイルヘッドコンタクト(4)から分離するステップと、
    ・第2のネイルヘッドコンタクト(5)を該半導体チップ(3)の接続パッド上に、該ボンディングツールのキャピラリ(8)によって形成するステップと、
    ・前記ワイヤ(6)を前記第1のネイルヘッドコンタクト(4)まで案内するステップと、
    ・前記ワイヤ(6)の端部とのウェッジコンタクト(7)を前記第1のネイルヘッドコンタクト(4)上に、該ボンディングツールのキャピラリ(8)によって形成するステップを有することを特徴とする製造方法。
  3. 前記担体(1)は多層のセラミックスによって形成されており、
    前記貫通接触接続部(9)は、前記担体の表面と2つのセラミック層間のメタライジング部(2)とを接続する、請求項記載の製造方法。
JP2004528420A 2002-07-24 2003-07-22 ボンディングワイヤ接続方法 Expired - Fee Related JP4308765B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE10233607A DE10233607B4 (de) 2002-07-24 2002-07-24 Anordnung mit einem Halbleiterchip und einem mit einer Durchkontaktierung versehenen Träger sowie einem ein Anschlusspad des Halbleiterchips mit der Durchkontaktierung verbindenden Draht und Verfahren zum Herstellen einer solchen Anordnung
PCT/DE2003/002465 WO2004017400A1 (de) 2002-07-24 2003-07-22 Anordnung mit einem halbleiterchip und dessen träger sowie verfahren zur bond-drahtverbindung

Publications (2)

Publication Number Publication Date
JP2006502564A JP2006502564A (ja) 2006-01-19
JP4308765B2 true JP4308765B2 (ja) 2009-08-05

Family

ID=30128330

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004528420A Expired - Fee Related JP4308765B2 (ja) 2002-07-24 2003-07-22 ボンディングワイヤ接続方法

Country Status (6)

Country Link
US (1) US7053489B2 (ja)
EP (1) EP1523769A1 (ja)
JP (1) JP4308765B2 (ja)
AU (1) AU2003258458A1 (ja)
DE (1) DE10233607B4 (ja)
WO (1) WO2004017400A1 (ja)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070216026A1 (en) * 2006-03-20 2007-09-20 Adams Zhu Aluminum bump bonding for fine aluminum wire
US8021931B2 (en) * 2006-12-11 2011-09-20 Stats Chippac, Inc. Direct via wire bonding and method of assembling the same
US20080191367A1 (en) * 2007-02-08 2008-08-14 Stats Chippac, Ltd. Semiconductor package wire bonding
DE102015221979A1 (de) * 2015-11-09 2017-05-11 Robert Bosch Gmbh Kontaktieranordnung für ein Leiterplattensubstrat und Verfahren zum Kontaktieren eines Leiterplattensubstrats
DE102016109349A1 (de) * 2016-05-20 2017-11-23 Infineon Technologies Ag Chipgehäuse, verfahren zum bilden eines chipgehäuses und verfahren zum bilden eines elektrischen kontakts

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60136356A (ja) * 1983-12-26 1985-07-19 Hitachi Ltd 半導体装置
US4868634A (en) * 1987-03-13 1989-09-19 Citizen Watch Co., Ltd. IC-packaged device
US5258647A (en) * 1989-07-03 1993-11-02 General Electric Company Electronic systems disposed in a high force environment
JP2757574B2 (ja) * 1991-03-14 1998-05-25 日本電気株式会社 低誘電率ハイブリッド多層セラミック配線基板の製造方法
JPH0636356A (ja) * 1992-07-22 1994-02-10 Hitachi Ltd 光ディスク原盤の製造方法
DE4318061C2 (de) * 1993-06-01 1998-06-10 Schulz Harder Juergen Verfahren zum Herstellen eines Metall-Keramik-Substrates
US6111306A (en) * 1993-12-06 2000-08-29 Fujitsu Limited Semiconductor device and method of producing the same and semiconductor device unit and method of producing the same
US5874354A (en) * 1995-09-26 1999-02-23 Siemens Aktiengesellschaft Method for electrically connecting a semiconductor chip to at least one contact surface and smart card module and smart card produced by the method
JPH09330943A (ja) * 1996-06-13 1997-12-22 Shinko Electric Ind Co Ltd 半導体装置及びその製造方法
JP3344235B2 (ja) * 1996-10-07 2002-11-11 株式会社デンソー ワイヤボンディング方法
US6133072A (en) * 1996-12-13 2000-10-17 Tessera, Inc. Microelectronic connector with planar elastomer sockets
JP3042441B2 (ja) * 1997-03-12 2000-05-15 日本電気株式会社 低温焼成ガラスセラミックス基板とその製造方法
KR100309957B1 (ko) * 1997-09-08 2002-08-21 신꼬오덴기 고교 가부시키가이샤 반도체장치
DE19809081A1 (de) * 1998-03-04 1999-09-16 Bosch Gmbh Robert Verfahren und Kontaktstelle zur Herstellung einer elektrischen Verbindung
JP2000068309A (ja) * 1998-08-21 2000-03-03 Misuzu Kogyo:Kk 半導体装置の実装方法
JP2000133672A (ja) * 1998-10-28 2000-05-12 Seiko Epson Corp 半導体装置及びその製造方法、回路基板並びに電子機器
JP3855532B2 (ja) * 1999-05-12 2006-12-13 株式会社デンソー Icチップと回路基板との接続方法
US6465882B1 (en) * 2000-07-21 2002-10-15 Agere Systems Guardian Corp. Integrated circuit package having partially exposed conductive layer
JP3854054B2 (ja) * 2000-10-10 2006-12-06 株式会社東芝 半導体装置

Also Published As

Publication number Publication date
AU2003258458A1 (en) 2004-03-03
DE10233607A1 (de) 2004-02-12
WO2004017400A1 (de) 2004-02-26
DE10233607B4 (de) 2005-09-29
JP2006502564A (ja) 2006-01-19
US20050127497A1 (en) 2005-06-16
US7053489B2 (en) 2006-05-30
EP1523769A1 (de) 2005-04-20

Similar Documents

Publication Publication Date Title
US6252178B1 (en) Semiconductor device with bonding anchors in build-up layers
JP2005277356A (ja) 回路装置
KR101555300B1 (ko) 외부 본딩 영역을 구비하는 반도체 파워 모듈 패키지
JP5041593B2 (ja) チップ型半導体装置の製造方法
JP5173758B2 (ja) 半導体パッケージの製造方法
US10249564B2 (en) Electronic component mounting substrate, electronic device, and electronic module
KR100602847B1 (ko) 방열판이 장착된 인쇄회로기판과 이 회로기판을 이용한발광다이오드 패캐지 및 그 제조방법
JP4308765B2 (ja) ボンディングワイヤ接続方法
US7816690B2 (en) Light-emitting device
JP2009295988A (ja) 特別に形作られたボンドワイヤを有する半導体装置およびそのような装置を製造するための方法
US9633927B2 (en) Chip arrangement and method for producing a chip arrangement
JP2005277355A (ja) 回路装置
JPH05211256A (ja) 半導体装置
KR101099688B1 (ko) 단층 보드온칩 패키지 기판 및 그 제조방법
KR20100002870A (ko) 반도체 패키지의 제조 방법
JP2001015677A (ja) 半導体装置
JPH10233417A (ja) 半導体装置及びその製造方法
KR101018218B1 (ko) 와이어 본딩 구조체 및 그 제조방법
JP7433766B2 (ja) 回路基板、電子部品および電子モジュール
JP4006900B2 (ja) 基板及びその接続構造並びに基板の製造方法
JP2001267351A (ja) ワイヤボンディング構造
JP2004214428A5 (ja)
JP2006108130A (ja) 半導体装置およびその製造方法
TW201007923A (en) High-power light-emitting diodes module
US20050133915A1 (en) System and method for increasing the number of IO-s on a ball grid pattern

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070907

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20071204

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20071213

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20080107

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20080115

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080206

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20081003

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20081215

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20090123

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090213

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090305

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090402

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090501

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120515

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees