JP4037728B2 - メモリアレイをテストするためのテストアレイおよび方法 - Google Patents

メモリアレイをテストするためのテストアレイおよび方法 Download PDF

Info

Publication number
JP4037728B2
JP4037728B2 JP2002290178A JP2002290178A JP4037728B2 JP 4037728 B2 JP4037728 B2 JP 4037728B2 JP 2002290178 A JP2002290178 A JP 2002290178A JP 2002290178 A JP2002290178 A JP 2002290178A JP 4037728 B2 JP4037728 B2 JP 4037728B2
Authority
JP
Japan
Prior art keywords
test
conductors
array
conductor
test array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2002290178A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003203499A (ja
JP2003203499A5 (enExample
Inventor
ルン・ティー・トラン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of JP2003203499A publication Critical patent/JP2003203499A/ja
Publication of JP2003203499A5 publication Critical patent/JP2003203499A5/ja
Application granted granted Critical
Publication of JP4037728B2 publication Critical patent/JP4037728B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/48—Arrangements in static stores specially adapted for testing by means external to the store, e.g. using direct memory access [DMA] or using auxiliary access paths
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/26—Accessing multiple arrays
    • G11C2029/2602—Concurrent test

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
JP2002290178A 2001-10-25 2002-10-02 メモリアレイをテストするためのテストアレイおよび方法 Expired - Fee Related JP4037728B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/983,697 US6639859B2 (en) 2001-10-25 2001-10-25 Test array and method for testing memory arrays
US09/983697 2001-10-25

Publications (3)

Publication Number Publication Date
JP2003203499A JP2003203499A (ja) 2003-07-18
JP2003203499A5 JP2003203499A5 (enExample) 2005-05-12
JP4037728B2 true JP4037728B2 (ja) 2008-01-23

Family

ID=25530063

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002290178A Expired - Fee Related JP4037728B2 (ja) 2001-10-25 2002-10-02 メモリアレイをテストするためのテストアレイおよび方法

Country Status (6)

Country Link
US (1) US6639859B2 (enExample)
EP (1) EP1308965A3 (enExample)
JP (1) JP4037728B2 (enExample)
KR (1) KR100935645B1 (enExample)
CN (1) CN1414619A (enExample)
TW (1) TW564433B (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030218896A1 (en) * 2002-05-22 2003-11-27 Pon Harry Q Combined memory
US6978407B2 (en) * 2003-05-27 2005-12-20 Lsi Logic Corporation Method and architecture for detecting random and systematic transistor degradation for transistor reliability evaluation in high-density memory
US7085183B2 (en) * 2004-07-13 2006-08-01 Headway Technologies, Inc. Adaptive algorithm for MRAM manufacturing
US20070014307A1 (en) * 2005-07-14 2007-01-18 Yahoo! Inc. Content router forwarding
KR100689841B1 (ko) 2006-02-13 2007-03-08 삼성전자주식회사 반도체 제조장치용 레벨링 알고리듬 및 관련된 장치
CN101458968B (zh) * 2007-12-13 2010-11-10 中芯国际集成电路制造(上海)有限公司 获取非挥发存储器中失效二进制位分布信息的方法与装置
US8526254B2 (en) * 2008-04-03 2013-09-03 Sidense Corp. Test cells for an unprogrammed OTP memory array
US8868820B2 (en) * 2011-10-31 2014-10-21 Microsemi SoC Corporation RAM block designed for efficient ganging
US8750031B2 (en) * 2011-12-16 2014-06-10 Taiwan Semiconductor Manufacturing Company, Ltd. Test structures, methods of manufacturing thereof, test methods, and MRAM arrays
CN112767989A (zh) * 2021-01-06 2021-05-07 波平方科技(杭州)有限公司 新型存储器测试结构

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2629213B2 (ja) * 1987-11-13 1997-07-09 松下電器産業株式会社 アクティブマトリックスアレイの検査方法および検査装置
DE3937187A1 (de) * 1989-11-08 1991-05-16 Philips Patentverwaltung Verfahren zum herstellen von integrierten schaltungen sowie integrierte schaltung
US5083697A (en) * 1990-02-14 1992-01-28 Difrancesco Louis Particle-enhanced joining of metal surfaces
US5107459A (en) * 1990-04-20 1992-04-21 International Business Machines Corporation Stacked bit-line architecture for high density cross-point memory cell array
JPH05144293A (ja) * 1991-11-20 1993-06-11 Sony Corp 半導体メモリーｔｅｇ及び半導体メモリー回路の検査方法
US5952838A (en) * 1995-06-21 1999-09-14 Sony Corporation Reconfigurable array of test structures and method for testing an array of test structures
JPH0991998A (ja) * 1995-09-20 1997-04-04 Nittetsu Semiconductor Kk 半導体記憶装置
US5764569A (en) * 1996-09-24 1998-06-09 Altera Corporation Test structure and method to characterize charge gain in a non-volatile memory
US5794175A (en) * 1997-09-09 1998-08-11 Teradyne, Inc. Low cost, highly parallel memory tester
JPH11120797A (ja) * 1997-10-15 1999-04-30 Toshiba Microelectronics Corp 強誘電体メモリ及びそのスクリーニング方法
US6018484A (en) * 1998-10-30 2000-01-25 Stmicroelectronics, Inc. Method and apparatus for testing random access memory devices
US6456525B1 (en) * 2000-09-15 2002-09-24 Hewlett-Packard Company Short-tolerant resistive cross point array
US6552409B2 (en) * 2001-06-05 2003-04-22 Hewlett-Packard Development Company, Lp Techniques for addressing cross-point diode memory arrays

Also Published As

Publication number Publication date
CN1414619A (zh) 2003-04-30
EP1308965A2 (en) 2003-05-07
KR20030034012A (ko) 2003-05-01
US20030081477A1 (en) 2003-05-01
TW564433B (en) 2003-12-01
EP1308965A3 (en) 2004-09-22
KR100935645B1 (ko) 2010-01-07
JP2003203499A (ja) 2003-07-18
US6639859B2 (en) 2003-10-28

Similar Documents

Publication Publication Date Title
TW555988B (en) Testing vias and contacts in integrated circuit fabrication
EP0055129B1 (en) Semiconductor memory device
KR101374965B1 (ko) 직렬 제어식 지능형 스위치들을 이용하여 디바이스를 테스트하는 방법 및 장치
US3777260A (en) Grid for making electrical contact
JP4037728B2 (ja) メモリアレイをテストするためのテストアレイおよび方法
US20100013503A1 (en) Dc test resource sharing for electronic device testing
WO1996013731A1 (en) Semiconductor test chip with on-wafer switching matrix
US20160161548A1 (en) Programmable test structure for characterization of integrated circuit fabrication processes
JP2641816B2 (ja) 半導体集積回路の測定方法
US5905383A (en) Multi-chip module development substrate
US20020167323A1 (en) Method for measuring fuse resistance in a fuse array
JP2003203499A5 (enExample)
US5198757A (en) Method and apparatus for testing semiconductor integrated circuit
JP2006126197A (ja) 汎用テスト治具
JP3483130B2 (ja) 集積回路の検査方法
CN115598493A (zh) 集成电路装置的检测系统、信号源及电源供应装置
US10643735B1 (en) Passive array test structure for cross-point memory characterization
CN220040663U (zh) 测试装置及测试机箱
JPH04352445A (ja) Ｉｃテスタ用テストヘッド
CN112151102B (zh) 测试结构与测试方法
JPH0991999A (ja) フェイルビットマップの表示方法
JP3483869B2 (ja) トランジスタの特性評価回路及び特性評価方法
JP2659043B2 (ja) 電気部品試験機のチャネル制御装置
JPS6348479A (ja) Ｉｃテスト装置
JP2002299460A (ja) 半導体集積回路

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040625

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040625

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070220

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070313

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20070314

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20070319

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20070706

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070912

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20071009

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20071101

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

Ref document number: 4037728

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101109

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111109

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121109

Year of fee payment: 5

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131109

Year of fee payment: 6

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees