JP3730607B2 - 差動データドライバー回路 - Google Patents

差動データドライバー回路 Download PDF

Info

Publication number
JP3730607B2
JP3730607B2 JP2002250274A JP2002250274A JP3730607B2 JP 3730607 B2 JP3730607 B2 JP 3730607B2 JP 2002250274 A JP2002250274 A JP 2002250274A JP 2002250274 A JP2002250274 A JP 2002250274A JP 3730607 B2 JP3730607 B2 JP 3730607B2
Authority
JP
Japan
Prior art keywords
circuit
signal
delay
differential
differential data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2002250274A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004088693A (ja
JP2004088693A5 (enExample
Inventor
聖人 佐藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP2002250274A priority Critical patent/JP3730607B2/ja
Priority to US10/649,734 priority patent/US6897685B2/en
Priority to CNB031577814A priority patent/CN1256807C/zh
Publication of JP2004088693A publication Critical patent/JP2004088693A/ja
Publication of JP2004088693A5 publication Critical patent/JP2004088693A5/ja
Application granted granted Critical
Publication of JP3730607B2 publication Critical patent/JP3730607B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/028—Arrangements specific to the transmitter end
    • H04L25/0286—Provision of wave shaping within the driver
    • H04L25/0288—Provision of wave shaping within the driver the shape being matched to the transmission line
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0278—Arrangements for impedance matching
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/028—Arrangements specific to the transmitter end
    • H04L25/0282—Provision for current-mode coupling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0292—Arrangements specific to the receiver end

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Logic Circuits (AREA)
  • Dc Digital Transmission (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
JP2002250274A 2002-08-29 2002-08-29 差動データドライバー回路 Expired - Fee Related JP3730607B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2002250274A JP3730607B2 (ja) 2002-08-29 2002-08-29 差動データドライバー回路
US10/649,734 US6897685B2 (en) 2002-08-29 2003-08-28 Differential data transmitter
CNB031577814A CN1256807C (zh) 2002-08-29 2003-08-29 差动数据发送器及差动数据收发装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002250274A JP3730607B2 (ja) 2002-08-29 2002-08-29 差動データドライバー回路

Publications (3)

Publication Number Publication Date
JP2004088693A JP2004088693A (ja) 2004-03-18
JP2004088693A5 JP2004088693A5 (enExample) 2005-01-20
JP3730607B2 true JP3730607B2 (ja) 2006-01-05

Family

ID=32057142

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002250274A Expired - Fee Related JP3730607B2 (ja) 2002-08-29 2002-08-29 差動データドライバー回路

Country Status (3)

Country Link
US (1) US6897685B2 (enExample)
JP (1) JP3730607B2 (enExample)
CN (1) CN1256807C (enExample)

Families Citing this family (53)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6940302B1 (en) * 2003-01-07 2005-09-06 Altera Corporation Integrated circuit output driver circuitry with programmable preemphasis
US7307446B1 (en) 2003-01-07 2007-12-11 Altera Corporation Integrated circuit output driver circuitry with programmable preemphasis
KR100643605B1 (ko) * 2004-08-16 2006-11-10 삼성전자주식회사 적응형 프리 엠퍼시스 장치, 데이터 통신용 송신기,데이터 통신용 송수신 장치 및 적응형 프리 엠퍼시스 방법
US7522670B2 (en) * 2005-02-03 2009-04-21 International Business Machines Corporation Digital transmission circuit and method providing selectable power consumption via single-ended or differential operation
JP4832020B2 (ja) 2005-07-28 2011-12-07 ルネサスエレクトロニクス株式会社 プリエンファシス回路
JP2007036848A (ja) 2005-07-28 2007-02-08 Ricoh Co Ltd ドライバ回路
KR100643606B1 (ko) 2005-08-12 2006-11-10 삼성전자주식회사 저전압 차동 신호 송신기의 프리앰퍼시스 장치 및 방법
JP4680003B2 (ja) 2005-08-23 2011-05-11 ルネサスエレクトロニクス株式会社 出力バッファ回路
KR100788224B1 (ko) 2005-08-23 2007-12-26 엔이씨 일렉트로닉스 가부시키가이샤 출력 버퍼 회로
KR100788221B1 (ko) 2005-08-23 2007-12-26 엔이씨 일렉트로닉스 가부시키가이샤 디엠파시스 기능을 갖는 출력 버퍼 회로
JP4680004B2 (ja) 2005-08-23 2011-05-11 ルネサスエレクトロニクス株式会社 デエンファシス機能を有する出力バッファ回路
KR100688567B1 (ko) 2005-08-25 2007-03-02 삼성전자주식회사 슬루 레이트 조절이 가능한 버퍼를 구비하는 프리 엠퍼시스회로
JP4756965B2 (ja) 2005-09-13 2011-08-24 ルネサスエレクトロニクス株式会社 出力バッファ回路
US8115515B2 (en) * 2006-03-28 2012-02-14 Honeywell International Inc. Radiation hardened differential output buffer
US7692563B2 (en) * 2006-04-27 2010-04-06 Panasonic Corporation Multiple differential transmission system including signal transmitter and signal receiver connected via three signal lines
US7327814B1 (en) 2006-06-05 2008-02-05 Integrated Device Technology, Inc. Amplitude and bandwidth pre-emphasis of a data signal
US7449919B2 (en) * 2006-06-30 2008-11-11 Intel Corporation Driver circuit bias control
KR101398637B1 (ko) * 2006-08-03 2014-06-20 삼성전자주식회사 슬루 레이트를 제어할 수 있는 차동 드라이버
KR100862233B1 (ko) * 2007-01-04 2008-10-09 한국과학기술원 지연 시간을 가변할 수 있는 탭 지연선을 구비하는 프리엠퍼시스 출력 회로
US8228096B2 (en) * 2007-03-02 2012-07-24 Kawasaki Microelectronics, Inc. Circuit and method for current-mode output driver with pre-emphasis
JP2008301337A (ja) * 2007-06-01 2008-12-11 Nec Electronics Corp 入出力回路
JP5098617B2 (ja) * 2007-12-12 2012-12-12 横河電機株式会社 プリエンファシス回路
JP4990123B2 (ja) * 2007-12-28 2012-08-01 株式会社日立製作所 出力バッファ回路及び伝送方法
JP5540479B2 (ja) * 2008-08-26 2014-07-02 株式会社リコー ドライバ回路
KR101030957B1 (ko) * 2008-12-29 2011-04-28 주식회사 실리콘웍스 차동전류 구동 방식의 인터페이스 시스템
WO2010131428A1 (ja) * 2009-05-14 2010-11-18 パナソニック株式会社 通信ケーブル
US8220947B2 (en) * 2009-10-14 2012-07-17 Advantest Corporation Differential driver circuit
CN101777910B (zh) * 2010-01-08 2012-10-17 无锡中星微电子有限公司 一种延迟锁相环
JP5488331B2 (ja) * 2010-08-18 2014-05-14 富士通株式会社 駆動回路、光送信装置、駆動方法および光送信方法
JP2012044396A (ja) 2010-08-18 2012-03-01 Fujitsu Ltd 駆動回路および光送信装置
JP2012049784A (ja) * 2010-08-26 2012-03-08 Renesas Electronics Corp 出力バッファ回路及び半導体装置
CN102164103B (zh) * 2010-12-15 2013-12-25 烽火通信科技股份有限公司 一种可编程差动连续时间预加重驱动器
US9088276B2 (en) * 2011-05-31 2015-07-21 Ati Technologies Ulc Pre-emphasis control circuit for adjusting the magnitude of a signal over a period according to a fraction of a bit-time
US8736306B2 (en) * 2011-08-04 2014-05-27 Micron Technology, Inc. Apparatuses and methods of communicating differential serial signals including charge injection
JP5747766B2 (ja) 2011-09-27 2015-07-15 富士通株式会社 信号整形回路および光送信装置
KR101958394B1 (ko) * 2011-11-08 2019-03-14 에스케이하이닉스 주식회사 반도체 장치
JP5910081B2 (ja) 2011-12-28 2016-04-27 富士通株式会社 エンファシス回路
JP2014039214A (ja) * 2012-08-20 2014-02-27 Lapis Semiconductor Co Ltd データ受信回路及び半導体装置
JP5954118B2 (ja) 2012-10-30 2016-07-20 富士通株式会社 発光素子駆動回路及び発光装置
JP6036210B2 (ja) 2012-11-19 2016-11-30 富士通株式会社 エンファシス信号生成回路
JP5859168B2 (ja) 2013-03-04 2016-02-10 三菱電機株式会社 エンファシス回路
US9419736B2 (en) * 2013-03-15 2016-08-16 Gigoptix-Terasquare Korea Co., Ltd. Low-power CML-less transmitter architecture
WO2014174743A1 (ja) * 2013-04-26 2014-10-30 パナソニックＩｐマネジメント株式会社 信号伝送装置、信号伝送システム、信号伝送方法及びコンピュータ装置
JP6281196B2 (ja) * 2013-07-19 2018-02-21 富士通株式会社 位相補償回路、エンファシス信号生成回路および位相補償方法
JP6340799B2 (ja) * 2014-01-21 2018-06-13 富士通株式会社 エンファシス信号生成回路
JP6264056B2 (ja) 2014-01-22 2018-01-24 富士通株式会社 クロックデータリカバリー回路及びその方法
JP6206212B2 (ja) 2014-01-23 2017-10-04 富士通株式会社 タイミング信号発生回路
US9379743B2 (en) * 2014-07-30 2016-06-28 Intel Corporation Method and apparatus for signal edge boosting
US9553742B1 (en) * 2015-09-15 2017-01-24 Inphi Corporation Method and apparatus for independent rise and fall waveform shaping
CN107800654B (zh) * 2016-08-31 2021-09-21 美国莱迪思半导体公司 具有合并的馈通电容和前馈均衡的线路驱动器装置
US9654310B1 (en) * 2016-11-19 2017-05-16 Nxp Usa, Inc. Analog delay cell and tapped delay line comprising the analog delay cell
US11388032B1 (en) * 2021-01-19 2022-07-12 Micron Technology, Inc. Apparatuses and methods for pre-emphasis control
CN117238331A (zh) * 2023-09-11 2023-12-15 杭州广立微电子股份有限公司 可调节延时装置和存储器

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5264745A (en) * 1992-08-28 1993-11-23 Advanced Micro Devices, Inc. Recovering phase and data from distorted duty cycles caused by ECL-to-CMOS translator
JP3143277B2 (ja) * 1993-07-21 2001-03-07 株式会社日立製作所 差動型ｍｏｓ伝送回路

Also Published As

Publication number Publication date
US6897685B2 (en) 2005-05-24
JP2004088693A (ja) 2004-03-18
CN1489289A (zh) 2004-04-14
CN1256807C (zh) 2006-05-17
US20040113656A1 (en) 2004-06-17

Similar Documents

Publication Publication Date Title
JP3730607B2 (ja) 差動データドライバー回路
US7528635B2 (en) Multitap fractional baud period pre-emphasis for data transmission
US6956407B2 (en) Pre-emphasis circuitry and methods
US7038521B2 (en) Voltage level shifting circuit with improved switching speed
US7733128B2 (en) Transmitting apparatus
JPH09214314A (ja) ドライバ回路装置
US7486112B2 (en) Output buffer circuit with de-emphasis function
JP2002094365A (ja) 出力バッファ回路
US6188244B1 (en) Hysteresis input buffer
JP2007081608A (ja) 出力バッファ回路
KR20140045994A (ko) 단일 종단형 구성가능한 다중 모드 드라이버
US7952388B1 (en) Semiconductor device
CN108809276A (zh) 数字控制延迟线
JP2007251469A (ja) 出力バッファ回路と差動出力バッファ回路並びに伝送方法
US9118321B2 (en) Differential output buffer having mixing and output stages
US7920014B2 (en) Semiconductor integrated circuit device
US7973681B2 (en) High speed, low power non-return-to-zero/return-to-zero output driver
JP2006177898A (ja) 半導体装置および半導体装置のテスト方法
JP4454013B2 (ja) 差動出力回路
US6956400B2 (en) Converter from ECL to CMOS and network element for transmitting signals
US6741657B1 (en) Circuit arrangement for transmitting pulses via a transmission path
US7199616B2 (en) Method and apparatus to generate break before make signals for high speed TTL driver
JP4992927B2 (ja) シリアルパラレル変換装置
JP2009273125A (ja) 出力回路
US6853229B2 (en) Circuit for transforming a single ended signal into a differential mode signal

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040220

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040220

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20050713

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20050726

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050831

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20051004

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20051006

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081014

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091014

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101014

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111014

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111014

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121014

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131014

Year of fee payment: 8

LAPS Cancellation because of no payment of annual fees