JP3369382B2 - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JP3369382B2
JP3369382B2 JP32167195A JP32167195A JP3369382B2 JP 3369382 B2 JP3369382 B2 JP 3369382B2 JP 32167195 A JP32167195 A JP 32167195A JP 32167195 A JP32167195 A JP 32167195A JP 3369382 B2 JP3369382 B2 JP 3369382B2
Authority
JP
Japan
Prior art keywords
power supply
wiring
cell
cells
type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP32167195A
Other languages
English (en)
Japanese (ja)
Other versions
JPH09162294A (ja
Inventor
俊和 清
友啓 藤崎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP32167195A priority Critical patent/JP3369382B2/ja
Priority to US08/759,703 priority patent/US5796299A/en
Priority to TW085115261A priority patent/TW312849B/zh
Priority to KR1019960064332A priority patent/KR100225987B1/ko
Publication of JPH09162294A publication Critical patent/JPH09162294A/ja
Application granted granted Critical
Publication of JP3369382B2 publication Critical patent/JP3369382B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/90—Masterslice integrated circuits
    • H10D84/998—Input and output buffer/driver structures

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP32167195A 1995-12-11 1995-12-11 半導体装置 Expired - Fee Related JP3369382B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP32167195A JP3369382B2 (ja) 1995-12-11 1995-12-11 半導体装置
US08/759,703 US5796299A (en) 1995-12-11 1996-12-06 Integrated circuit array including I/O cells and power supply cells
TW085115261A TW312849B (enExample) 1995-12-11 1996-12-10
KR1019960064332A KR100225987B1 (ko) 1995-12-11 1996-12-11 반도체 장치

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP32167195A JP3369382B2 (ja) 1995-12-11 1995-12-11 半導体装置

Publications (2)

Publication Number Publication Date
JPH09162294A JPH09162294A (ja) 1997-06-20
JP3369382B2 true JP3369382B2 (ja) 2003-01-20

Family

ID=18135120

Family Applications (1)

Application Number Title Priority Date Filing Date
JP32167195A Expired - Fee Related JP3369382B2 (ja) 1995-12-11 1995-12-11 半導体装置

Country Status (4)

Country Link
US (1) US5796299A (enExample)
JP (1) JP3369382B2 (enExample)
KR (1) KR100225987B1 (enExample)
TW (1) TW312849B (enExample)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09321214A (ja) * 1996-05-30 1997-12-12 Mitsubishi Electric Corp 半導体装置
US6118334A (en) * 1997-05-19 2000-09-12 Kabushiki Kaisha Toshiba Semiconductor integrated circuit and power supply routing method and system
US6336207B2 (en) * 1997-05-27 2002-01-01 Matsushita Electric Industrial Co., Ltd. Method and apparatus for designing LSI layout, cell library for designing LSI layout and semiconductor integrated circuit
WO1999054937A1 (en) 1998-04-23 1999-10-28 Matsushita Electric Industrial Co., Ltd. Method of designing power supply circuit and semiconductor chip
US6210339B1 (en) * 1999-03-03 2001-04-03 Endosonics Corporation Flexible elongate member having one or more electrical contacts
JP3372918B2 (ja) * 1999-12-21 2003-02-04 日本電気株式会社 設計支援システム及びセル配置方法
US6667648B2 (en) * 2002-04-23 2003-12-23 International Business Machines Corporation Voltage island communications circuits
US7111266B2 (en) * 2003-11-24 2006-09-19 International Business Machines Corp. Multiple voltage integrated circuit and design method therefor
US7400167B2 (en) * 2005-08-16 2008-07-15 Altera Corporation Apparatus and methods for optimizing the performance of programmable logic devices
US7784010B1 (en) * 2004-06-01 2010-08-24 Pulsic Limited Automatic routing system with variable width interconnect
JP4787592B2 (ja) * 2005-10-14 2011-10-05 パナソニック株式会社 システムｌｓｉ
JP4603030B2 (ja) * 2007-11-12 2010-12-22 パナソニック株式会社 半導体装置
JP5727288B2 (ja) * 2011-04-28 2015-06-03 ルネサスエレクトロニクス株式会社 半導体装置、半導体装置の設計方法、半導体装置設計装置、及びプログラム
GB2526825B (en) * 2014-06-03 2019-01-09 Advanced Risc Mach Ltd An integrated circuit with interface circuitry, and an interface cell for such interface circuitry
GB2526823B (en) * 2014-06-03 2018-09-26 Advanced Risc Mach Ltd An integrated circuit with interface circuitry, and an interface cell for such interface circuitry
CN104764959A (zh) 2015-04-15 2015-07-08 京东方科技集团股份有限公司 点灯治具
CN116882357B (zh) * 2023-09-07 2023-12-19 飞腾信息技术有限公司 芯片缓冲器的布局处理方法、装置、终端设备及存储介质

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03129828A (ja) * 1989-10-16 1991-06-03 Nec Corp 集積回路
JPH03263854A (ja) * 1990-03-14 1991-11-25 Fujitsu Ltd ゲートアレイ型半導体集積回路装置

Also Published As

Publication number Publication date
US5796299A (en) 1998-08-18
TW312849B (enExample) 1997-08-11
KR100225987B1 (ko) 1999-10-15
JPH09162294A (ja) 1997-06-20
KR970053608A (ko) 1997-07-31

Similar Documents

Publication Publication Date Title
JP3369382B2 (ja) 半導体装置
US6721933B2 (en) Input/output cell placement method and semiconductor device
JP3101077B2 (ja) 半導体集積回路装置
US5422441A (en) Master slice integrated circuit having a reduced chip size and a reduced power supply noise
US5751051A (en) Semiconductor device equipped with electrostatic breakdown protection circuit
US5311048A (en) Semiconductor integrated circuit device
US6847120B2 (en) Flip chip semiconductor device having signal pads arranged outside of power supply pads
TW301050B (enExample)
JPH09275191A (ja) 半導体集積回路及びそれを使用した回路装置
JPH02219254A (ja) 半導体集積回路装置
US5780881A (en) Gate array driven by source voltages and electronic equipment using the same
JP2000252363A (ja) 半導体集積回路
JPH11121505A (ja) 半導体集積回路装置
US7005887B2 (en) Semiconductor integrated circuit
JPS62150740A (ja) 半導体集積回路装置
JPH04336812A (ja) デジタル回路装置
JPH0416944B2 (enExample)
JP2003318263A (ja) 半導体装置
JP2005039134A (ja) 半導体集積回路装置
US20050285281A1 (en) Pad-limited integrated circuit
JPS60154644A (ja) 半導体装置
JPH05335485A (ja) 半導体集積回路装置
JP2917626B2 (ja) 半導体集積回路装置
JP2872253B2 (ja) 半導体集積回路装置
JPH05166932A (ja) 半導体集積回路装置

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20021022

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071115

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081115

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091115

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101115

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101115

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111115

Year of fee payment: 9

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121115

Year of fee payment: 10

LAPS Cancellation because of no payment of annual fees