JP2019520716A5 - - Google Patents

Download PDF

Info

Publication number
JP2019520716A5
JP2019520716A5 JP2018523813A JP2018523813A JP2019520716A5 JP 2019520716 A5 JP2019520716 A5 JP 2019520716A5 JP 2018523813 A JP2018523813 A JP 2018523813A JP 2018523813 A JP2018523813 A JP 2018523813A JP 2019520716 A5 JP2019520716 A5 JP 2019520716A5
Authority
JP
Japan
Prior art keywords
circuit
digital
current
delay
analog
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2018523813A
Other languages
English (en)
Japanese (ja)
Other versions
JP2019520716A (ja
JP6929282B2 (ja
Filing date
Publication date
Priority claimed from US15/484,949 external-priority patent/US9948317B2/en
Application filed filed Critical
Publication of JP2019520716A publication Critical patent/JP2019520716A/ja
Publication of JP2019520716A5 publication Critical patent/JP2019520716A5/ja
Application granted granted Critical
Publication of JP6929282B2 publication Critical patent/JP6929282B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2018523813A 2016-04-12 2017-04-12 時間ベースの遅延ラインアナログ・デジタルコンバータ Active JP6929282B2 (ja)

Applications Claiming Priority (11)

Application Number Priority Date Filing Date Title
US201662321694P 2016-04-12 2016-04-12
US201662321668P 2016-04-12 2016-04-12
US201662321685P 2016-04-12 2016-04-12
US201662321687P 2016-04-12 2016-04-12
US62/321,668 2016-04-12
US62/321,687 2016-04-12
US62/321,694 2016-04-12
US62/321,685 2016-04-12
US15/484,949 2017-04-11
US15/484,949 US9948317B2 (en) 2016-04-12 2017-04-11 Time-based delay line analog to digital converter
PCT/US2017/027191 WO2017180732A1 (en) 2016-04-12 2017-04-12 Time-based delay line analog to digital converter

Publications (3)

Publication Number Publication Date
JP2019520716A JP2019520716A (ja) 2019-07-18
JP2019520716A5 true JP2019520716A5 (cg-RX-API-DMAC7.html) 2020-04-30
JP6929282B2 JP6929282B2 (ja) 2021-09-01

Family

ID=59998462

Family Applications (4)

Application Number Title Priority Date Filing Date
JP2018523813A Active JP6929282B2 (ja) 2016-04-12 2017-04-12 時間ベースの遅延ラインアナログ・デジタルコンバータ
JP2018523787A Active JP7036717B2 (ja) 2016-04-12 2017-04-12 デジタル遅延ラインアナログ・デジタルコンバータおよびデジタルコンパレータを有するマイクロコントローラ
JP2018523754A Pending JP2019514230A (ja) 2016-04-12 2017-04-12 可変分解能を有する時間ベースの遅延ラインアナログ・デジタルコンバータ
JP2018523815A Active JP6934866B2 (ja) 2016-04-12 2017-04-12 デジタル遅延ラインアナログ・デジタルコンバータを有するマイクロコントローラ

Family Applications After (3)

Application Number Title Priority Date Filing Date
JP2018523787A Active JP7036717B2 (ja) 2016-04-12 2017-04-12 デジタル遅延ラインアナログ・デジタルコンバータおよびデジタルコンパレータを有するマイクロコントローラ
JP2018523754A Pending JP2019514230A (ja) 2016-04-12 2017-04-12 可変分解能を有する時間ベースの遅延ラインアナログ・デジタルコンバータ
JP2018523815A Active JP6934866B2 (ja) 2016-04-12 2017-04-12 デジタル遅延ラインアナログ・デジタルコンバータを有するマイクロコントローラ

Country Status (7)

Country Link
US (7) US9948317B2 (cg-RX-API-DMAC7.html)
EP (4) EP3443672A1 (cg-RX-API-DMAC7.html)
JP (4) JP6929282B2 (cg-RX-API-DMAC7.html)
KR (4) KR20180127959A (cg-RX-API-DMAC7.html)
CN (4) CN108432141B (cg-RX-API-DMAC7.html)
TW (4) TW201810955A (cg-RX-API-DMAC7.html)
WO (4) WO2017180732A1 (cg-RX-API-DMAC7.html)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9948317B2 (en) 2016-04-12 2018-04-17 Microchip Technology Incorporated Time-based delay line analog to digital converter
FI128846B (fi) * 2017-03-20 2021-01-29 Beamex Oy Ab Automaattinen mittauspiirin kalibrointi
GB2567420B (en) * 2017-10-02 2020-07-08 Advanced Risc Mach Ltd Adaptive voltage scaling methods and systems therefor
DE102017223466A1 (de) * 2017-12-20 2019-06-27 Dialog Semiconductor (Uk) Limited Analog-digital-wandler mit selbst-verfolgung und selbst-rangingfenster
TWI696344B (zh) 2018-11-16 2020-06-11 財團法人工業技術研究院 線性度改善系統及線性度改善方法
TWI670939B (zh) * 2018-12-03 2019-09-01 新唐科技股份有限公司 具有校正功能的延遲線電路及其校正方法
CN109660302B (zh) * 2018-12-05 2021-08-03 中国人民解放军国防科技大学 一种基于数字延时线单元的射频脉宽调制器及调制方法
CN109639281A (zh) * 2018-12-18 2019-04-16 四川长虹电器股份有限公司 一种用于放大器前端的可控制增益的电压编码电路
US10892746B2 (en) * 2019-01-14 2021-01-12 Texas Instruments Incorporated Switch on-time controller with delay line modulator
WO2021102480A2 (en) * 2020-03-10 2021-05-27 Zeku, Inc. Delay-line based transceiver calibration
IT202000013627A1 (it) 2020-06-08 2021-12-08 St Microelectronics Srl Un circuito di controllo per un convertitore elettronico, relativo circuito integrato, convertitore elettronico e procedimento
CN114070316B (zh) * 2021-11-17 2023-04-14 苏州迅芯微电子有限公司 一种多相位时钟产生电路及模数转换器
US20250323653A1 (en) * 2024-04-16 2025-10-16 Infineon Technologies Austria Ag Self-calibrating delay line flash adc and tracking circuitry

Family Cites Families (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4471340A (en) * 1981-06-02 1984-09-11 The United States Of America As Represented By The Secretary Of The Navy Analog to digital converter
EP0272347B1 (en) * 1986-12-24 1989-06-07 Hewlett-Packard GmbH Method of and apparatus for adjusting the intensity profile of an ultrasound beam
US4998109A (en) * 1989-12-13 1991-03-05 Lechevalier Robert E Analog to digital conversion device by charge integration using delay-line time measurement
US5140531A (en) * 1990-08-01 1992-08-18 General Electric Company Analog neural nets supplied digital synapse signals on a bit-slice basis
US5412349A (en) * 1992-03-31 1995-05-02 Intel Corporation PLL clock generator integrated with microprocessor
JP4229482B2 (ja) * 1997-10-24 2009-02-25 株式会社ルネサステクノロジ フラッシュメモリ内蔵マイクロコンピュータ
WO2000044098A1 (en) * 1999-01-19 2000-07-27 Steensgaard Madsen Jesper Residue-compensating a / d converter
US6316987B1 (en) * 1999-10-22 2001-11-13 Velio Communications, Inc. Low-power low-jitter variable delay timing circuit
US7595686B2 (en) * 2001-11-09 2009-09-29 The Regents Of The University Of Colorado Digital controller for high-frequency switching power supplies
US7346638B2 (en) * 2003-11-21 2008-03-18 Board Of Regents, The University Of Texas System Filtering, equalization, and power estimation for enabling higher speed signal transmission
US6977605B2 (en) * 2003-11-26 2005-12-20 Texas Instruments Incorporated Dummy delay line based DLL and method for clocking in pipeline ADC
US20060038596A1 (en) * 2004-08-18 2006-02-23 Binan Wang Delay locked loop circuitry and method for optimizing delay timing in mixed signal systems
CA2483378A1 (en) * 2004-10-01 2006-04-01 Aleksandar Prodic A digital controller for dc-dc switching converters that allows operation at ultra-high constant switching frequencies
US7456620B2 (en) * 2004-12-03 2008-11-25 The Regents Of The University Of Colorado Determining dead times in switched-mode DC-DC converters
US7315270B2 (en) * 2005-03-04 2008-01-01 The Regents Of The University Of Colorado Differential delay-line analog-to-digital converter
US7902803B2 (en) * 2005-03-04 2011-03-08 The Regents Of The University Of Colorado Digital current mode controller
WO2007054902A1 (en) * 2005-11-11 2007-05-18 Nxp B.V. Integrating analog to digital converter
JP4702179B2 (ja) * 2006-05-22 2011-06-15 株式会社デンソー Ａ／ｄ変換回路
US7414553B1 (en) 2006-11-17 2008-08-19 Zilog, Inc. Microcontroller having in-situ autocalibrated integrating analog-to-digital converter (IADC)
US7652604B2 (en) * 2007-02-28 2010-01-26 Exar Corporation Programmable analog-to-digital converter for low-power DC-DC SMPS
US7525471B2 (en) * 2007-02-28 2009-04-28 Exar Corporation Wide-input windowed nonlinear analog-to-digital converter for high-frequency digitally controlled SMPS
DE102007026684B4 (de) * 2007-06-08 2009-03-19 Gesellschaft für Schwerionenforschung mbH Zeit-Amplituden-Konverter-Bauelement
KR100921815B1 (ko) * 2007-06-18 2009-10-16 주식회사 애트랩 지연시간 측정회로 및 지연시간 측정 방법
US8022849B2 (en) * 2008-04-14 2011-09-20 Qualcomm, Incorporated Phase to digital converter in all digital phase locked loop
US20090295613A1 (en) * 2008-05-29 2009-12-03 Board Of Regents, The University Of Texas System Performing analog-to-digital conversion by computing delay time between traveling waves in transmission lines
TWI392241B (zh) * 2009-02-18 2013-04-01 Realtek Semiconductor Corp 迴音處理裝置與其相關方法
KR101069671B1 (ko) * 2009-04-15 2011-10-04 주식회사 하이닉스반도체 신호 주파수 변경 회로 및 그 주파수 변경 방법
US7893861B2 (en) * 2009-06-30 2011-02-22 International Business Machines Corporation Time-to-digital based analog-to-digital converter architecture
EP2330744A1 (en) * 2009-11-30 2011-06-08 Nxp B.V. Analog to digital conversion circuit and method
JP2011160369A (ja) * 2010-02-04 2011-08-18 Sony Corp 電子回路、電子機器、デジタル信号処理方法
US8283950B2 (en) * 2010-08-11 2012-10-09 Micron Technology, Inc. Delay lines, amplifier systems, transconductance compensating systems and methods of compensating
US8289062B2 (en) * 2010-09-16 2012-10-16 Micron Technology, Inc. Analog delay lines and adaptive biasing
JP5206833B2 (ja) * 2010-09-28 2013-06-12 株式会社デンソー Ａ／ｄ変換回路
US8487806B2 (en) * 2010-11-26 2013-07-16 Electronics And Telecommunications Research Institute Voltage-time converters and time-domain voltage comparators including the same
US8542138B2 (en) * 2011-01-28 2013-09-24 The Regents Of The University Of California Ring oscillator delta sigma ADC modulator with replica path nonlinearity calibration
KR101202742B1 (ko) * 2011-04-05 2012-11-19 연세대학교 산학협력단 시간-디지털 변환기 및 변환방법
US8786338B2 (en) * 2011-11-14 2014-07-22 Texas Instruments Incorporated Delay locked loop
CN102522994B (zh) * 2011-12-07 2015-01-14 清华大学 一种用于高速和高精度模数转换器的时钟产生电路
US9098072B1 (en) * 2012-09-05 2015-08-04 IQ-Analog Corporation Traveling pulse wave quantizer
US8797079B2 (en) * 2012-09-28 2014-08-05 Intel Mobile Communications GmbH Differential delay line, ring oscillator and mobile communication device
JP6085523B2 (ja) * 2013-05-30 2017-02-22 ルネサスエレクトロニクス株式会社 半導体装置及び半導体装置の動作方法
KR101503732B1 (ko) * 2013-06-14 2015-03-20 연세대학교 산학협력단 시간-디지털 변환기
JP6071840B2 (ja) 2013-10-25 2017-02-01 株式会社東芝 Ａ／ｄコンバータ及び半導体集積回路
US9312840B2 (en) * 2014-02-28 2016-04-12 Analog Devices Global LC lattice delay line for high-speed ADC applications
JP2015167278A (ja) * 2014-03-03 2015-09-24 株式会社デンソー Ａ／ｄ変換装置の出力切替方法及びａ／ｄ変換装置
US9948317B2 (en) * 2016-04-12 2018-04-17 Microchip Technology Incorporated Time-based delay line analog to digital converter

Similar Documents

Publication Publication Date Title
JP2019520716A5 (cg-RX-API-DMAC7.html)
JP2019520717A5 (cg-RX-API-DMAC7.html)
JP6929282B2 (ja) 時間ベースの遅延ラインアナログ・デジタルコンバータ
TWI379518B (en) Method and apparatus for calibration a delay chain
US8786483B1 (en) Use of a DLL to optimize an ADC performance
JP2019516258A5 (cg-RX-API-DMAC7.html)
US8890741B2 (en) A/D converter
KR20190030638A (ko) 시간-기반 지연 라인 아날로그 비교기
EP3001568A3 (en) Calibration of a time-interleaved analog-to-digital converter (adc) circuit
JP2016531532A (ja) パイプライン型逐次近似アナログ／デジタル変換器
EP3703260A3 (en) Digital calibration systems and methods for multi-stage analog-to-digital converters
US20100052651A1 (en) Pulse width measurement circuit
JP5801231B2 (ja) 伝送システム、復号装置、メモリコントローラおよびメモリシステム
NL2021595B1 (en) Hierarchical unary/thermometer coder for controlling an analog to digital converter
US10243579B2 (en) Programmable trim filter for successive approximation register analog to digital converter comparator
US9912344B1 (en) Sort-and delay methods for time-to-digital conversion
US8922405B2 (en) Successive approximation register analog-to-digital converter and conversion time calibration method thereof
KR101636610B1 (ko) 전압 제어 지연 라인을 이용한 시간 증폭 방법 및 장치
TWI647919B (zh) 類比數位轉換器校準系統
US20080106446A1 (en) Self-calibrating pipeline analog-to-digital converter and method of calibrating a pipeline analog-to-digital converter
CN106656184B (zh) 一种折叠率为3的折叠内插型模数转换器及其纠错方法
US8054101B2 (en) Current source applicable to a controllable delay line and design method thereof
JP5515980B2 (ja) 受信装置
US20150236709A1 (en) Protection for analog to digital converters
JP7120918B2 (ja) 調整可能な電圧範囲用の電圧増幅器