JP2019145774A - 半導体パッケージ基板製造方法、それを利用して製造された半導体パッケージ基板、半導体パッケージ製造方法、及びそれを利用して製造された半導体パッケージ - Google Patents
半導体パッケージ基板製造方法、それを利用して製造された半導体パッケージ基板、半導体パッケージ製造方法、及びそれを利用して製造された半導体パッケージ Download PDFInfo
- Publication number
- JP2019145774A JP2019145774A JP2018197468A JP2018197468A JP2019145774A JP 2019145774 A JP2019145774 A JP 2019145774A JP 2018197468 A JP2018197468 A JP 2018197468A JP 2018197468 A JP2018197468 A JP 2018197468A JP 2019145774 A JP2019145774 A JP 2019145774A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor package
- trench
- groove
- base substrate
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 157
- 239000004065 semiconductor Substances 0.000 title claims abstract description 129
- 238000000034 method Methods 0.000 title claims abstract description 48
- 229920005989 resin Polymers 0.000 claims abstract description 61
- 239000011347 resin Substances 0.000 claims abstract description 61
- 238000005530 etching Methods 0.000 claims abstract description 12
- 239000004020 conductor Substances 0.000 claims abstract description 8
- 238000004519 manufacturing process Methods 0.000 claims description 54
- 238000005520 cutting process Methods 0.000 claims description 24
- 238000007747 plating Methods 0.000 claims description 12
- 238000007788 roughening Methods 0.000 claims description 3
- 238000005476 soldering Methods 0.000 description 13
- 238000000465 moulding Methods 0.000 description 7
- 238000004806 packaging method and process Methods 0.000 description 6
- 239000000463 material Substances 0.000 description 5
- 229910000679 solder Inorganic materials 0.000 description 5
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 4
- 239000010949 copper Substances 0.000 description 3
- 239000011889 copper foil Substances 0.000 description 3
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 238000004590 computer program Methods 0.000 description 2
- 239000000470 constituent Substances 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- ORTQZVOHEJQUHG-UHFFFAOYSA-L copper(II) chloride Chemical compound Cl[Cu]Cl ORTQZVOHEJQUHG-UHFFFAOYSA-L 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000014509 gene expression Effects 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- FBAFATDZDUQKNH-UHFFFAOYSA-M iron chloride Chemical compound [Cl-].[Fe] FBAFATDZDUQKNH-UHFFFAOYSA-M 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 229910017518 Cu Zn Inorganic materials 0.000 description 1
- 229910017755 Cu-Sn Inorganic materials 0.000 description 1
- 229910017752 Cu-Zn Inorganic materials 0.000 description 1
- 229910017827 Cu—Fe Inorganic materials 0.000 description 1
- 229910017927 Cu—Sn Inorganic materials 0.000 description 1
- 229910017943 Cu—Zn Inorganic materials 0.000 description 1
- 229910017985 Cu—Zr Inorganic materials 0.000 description 1
- 229910000640 Fe alloy Inorganic materials 0.000 description 1
- 229910001030 Iron–nickel alloy Inorganic materials 0.000 description 1
- 229910017709 Ni Co Inorganic materials 0.000 description 1
- 229910003267 Ni-Co Inorganic materials 0.000 description 1
- 229910003262 Ni‐Co Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000001680 brushing effect Effects 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- KUNSUQLRTQLHQQ-UHFFFAOYSA-N copper tin Chemical compound [Cu].[Sn] KUNSUQLRTQLHQQ-UHFFFAOYSA-N 0.000 description 1
- TVZPLCNGKSPOJA-UHFFFAOYSA-N copper zinc Chemical compound [Cu].[Zn] TVZPLCNGKSPOJA-UHFFFAOYSA-N 0.000 description 1
- 239000007888 film coating Substances 0.000 description 1
- 238000009501 film coating Methods 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- XEEYBQQBJWHFJM-UHFFFAOYSA-N iron Substances [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 230000009916 joint effect Effects 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000012858 packaging process Methods 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000009832 plasma treatment Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000003755 preservative agent Substances 0.000 description 1
- 230000002335 preservative effect Effects 0.000 description 1
- 239000007790 solid phase Substances 0.000 description 1
- 230000003746 surface roughness Effects 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/005—Processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76879—Filling of holes, grooves or trenches, e.g. vias, with conductive material by selective deposition of conductive material in the vias, e.g. selective C.V.D. on semiconductor material, plating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
- H01L23/53233—Copper alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53257—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
- H01L23/53261—Refractory-metal alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/02—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies
- H01L33/20—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor bodies with a particular shape, e.g. curved or truncated substrate
- H01L33/22—Roughened surfaces, e.g. at the interface between epitaxial layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L33/00—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L33/48—Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof characterised by the semiconductor body packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2933/00—Details relating to devices covered by the group H01L33/00 but not provided for in its subgroups
- H01L2933/0008—Processes
- H01L2933/0033—Processes relating to semiconductor body packages
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Ceramic Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
Description
20 半導体パッケージ
100 ベース基板
100c 第1溝または第1トレンチ
100e 第2溝または第2トレンチ
102,104 配線パターン
110 樹脂
120 メッキ層
130 半導体チップ
140 ワイヤ
150 モールディング層
Claims (15)
- 上面及び下面を有する伝導性素材のベース基板の下面に、第1溝または第1トレンチを形成する段階と、
第1溝または第1トレンチを樹脂で充填する段階と、
樹脂を硬化させる段階と、
第1溝または第1トレンチの外部に露出されて過充填された樹脂の部分を除去する段階と、
第1溝または第1トレンチを充填した樹脂の少なくとも一部が現れるように、ベース基板の上面をエッチングする段階と、
ベース基板の下面に、第2溝または第2トレンチを形成する段階と、を含む半導体パッケージ基板製造方法。 - 前記ベース基板の上面をエッチングする段階と、前記第2溝または第2トレンチを形成する段階は、同時に進められることを特徴とする請求項1に記載の半導体パッケージ基板製造方法。
- 前記第2溝または第2トレンチを形成する段階において、第2溝または第2トレンチは、カッティングラインに沿って形成されることを特徴とする請求項1に記載の半導体パッケージ基板製造方法。
- 前記第2溝または第2トレンチを形成する段階において、第2溝または第2トレンチは、樹脂間に位置するように形成されることを特徴とする請求項1に記載の半導体パッケージ基板製造方法。
- 前記樹脂で充填する段階以前に、前記第1溝または第1トレンチの内面を粗化する段階をさらに含むことを特徴とする請求項1に記載の半導体パッケージ基板製造方法。
- 第1溝または第1トレンチを介してベース基板の下面に露出された樹脂の面積は、第2溝または第2トレンチを介してベース基板の上面に露出された樹脂の面積より大きいことを特徴とする請求項1に記載の半導体パッケージ基板製造方法。
- ベース基板上にメッキ層を形成する段階をさらに含むことを特徴とする請求項1に記載の半導体パッケージ基板製造方法。
- 前記メッキ層を形成する段階は、第2溝または第2トレンチの内面にメッキ層を形成する段階であることを特徴とする請求項7に記載の半導体パッケージ基板製造方法。
- 請求項1ないし8のうちいずれか1項に記載の製造方法によって製造された半導体パッケージ基板。
- 上面及び下面を有する伝導性素材のベース基板の下面に、第1溝または第1トレンチを形成する段階と、
第1溝または第1トレンチを樹脂で充填する段階と、
樹脂を硬化させる段階と、
第1溝または第1トレンチの外部に露出されて過充填された樹脂の部分を除去する段階と、
第1溝または第1トレンチを充填した樹脂の少なくとも一部が現れるように、ベース基板の上面をエッチングする段階と、
ベース基板の下面に、第2溝または第2トレンチを形成する段階と、
ベース基板上に半導体チップを実装する段階と、
第2溝または第2トレンチに沿ってベース基板をカットティングする段階と、
を含む半導体パッケージ製造方法。 - 前記ベース基板の上面をエッチングする段階と、前記第2溝または第2トレンチを形成する段階は、同時に進められることを特徴とする請求項10に記載の半導体パッケージ製造方法。
- 前記第2溝または第2トレンチを形成する段階において、第2溝または第2トレンチは、樹脂間に位置するように形成されることを特徴とする請求項10に記載の半導体パッケージ製造方法。
- 前記ベース基板をカットティングする段階において、ベース基板をカットティングするカッティングラインの幅は、第2溝または第2トレンチの幅より狭いことを特徴とする請求項10に記載の半導体パッケージ製造方法。
- ベース基板上にメッキ層を形成する段階をさらに含むことを特徴とする請求項10に記載の半導体パッケージ製造方法。
- 請求項10ないし14のうちいずれか1項に記載の製造方法によって製造された半導体パッケージ。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020180022231A KR101999594B1 (ko) | 2018-02-23 | 2018-02-23 | 반도체 패키지 기판 제조방법, 이를 이용하여 제조된 반도체 패키지 기판, 반도체 패키지 제조방법 및 이를 이용하여 제조된 반도체 패키지 |
KR10-2018-0022231 | 2018-02-23 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2019145774A true JP2019145774A (ja) | 2019-08-29 |
JP6783840B2 JP6783840B2 (ja) | 2020-11-11 |
Family
ID=67686054
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2018197468A Active JP6783840B2 (ja) | 2018-02-23 | 2018-10-19 | 半導体パッケージ基板製造方法、及び半導体パッケージ製造方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US10910299B2 (ja) |
JP (1) | JP6783840B2 (ja) |
KR (1) | KR101999594B1 (ja) |
CN (1) | CN110189999B (ja) |
TW (1) | TWI697966B (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102119142B1 (ko) * | 2019-10-01 | 2020-06-05 | 해성디에스 주식회사 | 웨이퍼 레벨 패키지의 캐리어를 리드 프레임으로 제작하는 방법 |
JP7468056B2 (ja) | 2020-03-26 | 2024-04-16 | 大日本印刷株式会社 | リードフレーム及びその製造方法、並びに半導体装置及びその製造方法 |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20210107094A1 (en) * | 2019-10-14 | 2021-04-15 | Haesung Ds Co., Ltd. | Apparatus for and method of polishing surface of substrate |
KR20210092073A (ko) | 2020-01-15 | 2021-07-23 | 해성디에스 주식회사 | 회로기판의 제조 방법 |
KR102535353B1 (ko) * | 2020-12-09 | 2023-05-23 | 해성디에스 주식회사 | 반도체 패키지 기판, 이의 제조방법, 반도체 패키지 및 이의 제조방법 |
KR102583276B1 (ko) * | 2021-03-08 | 2023-09-27 | 해성디에스 주식회사 | 반도체 패키지 기판, 이의 제조방법, 반도체 패키지 및 이의 제조방법 |
KR102531701B1 (ko) * | 2021-06-21 | 2023-05-12 | 해성디에스 주식회사 | 프리 몰드 기판 및 프리 몰드 기판의 제조 방법 |
KR102531703B1 (ko) * | 2021-09-15 | 2023-05-12 | 해성디에스 주식회사 | 반도체 패키지 기판 및 반도체 패키지 기판의 제조방법, 반도체 패키지 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000294715A (ja) * | 1999-04-09 | 2000-10-20 | Hitachi Ltd | 半導体装置及び半導体装置の製造方法 |
JP2002280488A (ja) * | 2001-03-22 | 2002-09-27 | Sanyo Electric Co Ltd | 回路装置の製造方法 |
JP2008112961A (ja) * | 2006-10-04 | 2008-05-15 | Rohm Co Ltd | 半導体装置の製造方法および半導体装置 |
JP2010238694A (ja) * | 2009-03-30 | 2010-10-21 | Toppan Printing Co Ltd | 半導体素子用基板の製造方法および半導体装置 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4183199B2 (ja) * | 2005-12-28 | 2008-11-19 | インターナショナル・ビジネス・マシーンズ・コーポレーション | 半導体パッケージ及びその製造方法 |
JP5678727B2 (ja) * | 2011-03-03 | 2015-03-04 | セイコーエプソン株式会社 | 振動デバイス、振動デバイスの製造方法、電子機器 |
JP2012234977A (ja) * | 2011-05-02 | 2012-11-29 | Toppan Printing Co Ltd | Led発光素子用リードフレーム基板とその製造方法、およびled発光素子装置とその製造方法 |
KR101400271B1 (ko) * | 2012-08-03 | 2014-05-28 | (주)포인트엔지니어링 | 광디바이스 제조 방법 및 이에 의해 제조된 광디바이스 |
US9202712B2 (en) * | 2013-01-24 | 2015-12-01 | Asm Technology Singapore Pte Ltd. | Lead frame and a method of manufacturing thereof |
US20150076675A1 (en) * | 2013-09-16 | 2015-03-19 | Stmicroelectronics, Inc. | Leadframe package with wettable sides and method of manufacturing same |
JP5817894B2 (ja) * | 2014-07-18 | 2015-11-18 | 大日本印刷株式会社 | リードフレームおよびその製造方法、ならびに半導体装置およびその製造方法 |
JP6610927B2 (ja) * | 2015-07-31 | 2019-11-27 | 大口マテリアル株式会社 | 光半導体装置及びその製造方法と、光半導体素子搭載用基板の製造方法 |
JP6065081B2 (ja) * | 2015-10-01 | 2017-01-25 | 大日本印刷株式会社 | リードフレームおよびその製造方法、ならびに半導体装置およびその製造方法 |
JP6593842B2 (ja) * | 2016-03-16 | 2019-10-23 | 大口マテリアル株式会社 | Ledパッケージ並びに多列型led用リードフレーム及びその製造方法 |
KR101747226B1 (ko) | 2016-03-16 | 2017-06-27 | 해성디에스 주식회사 | 반도체 패키지 기판 및 그 제조 방법 |
KR102479946B1 (ko) | 2016-04-06 | 2022-12-22 | 해성디에스 주식회사 | 반도체 패키지 기판 및 그 제조방법 |
-
2018
- 2018-02-23 KR KR1020180022231A patent/KR101999594B1/ko active
- 2018-09-27 US US16/145,026 patent/US10910299B2/en active Active
- 2018-09-27 TW TW107133994A patent/TWI697966B/zh active
- 2018-10-19 JP JP2018197468A patent/JP6783840B2/ja active Active
- 2018-11-15 CN CN201811357911.4A patent/CN110189999B/zh active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000294715A (ja) * | 1999-04-09 | 2000-10-20 | Hitachi Ltd | 半導体装置及び半導体装置の製造方法 |
JP2002280488A (ja) * | 2001-03-22 | 2002-09-27 | Sanyo Electric Co Ltd | 回路装置の製造方法 |
JP2008112961A (ja) * | 2006-10-04 | 2008-05-15 | Rohm Co Ltd | 半導体装置の製造方法および半導体装置 |
JP2010238694A (ja) * | 2009-03-30 | 2010-10-21 | Toppan Printing Co Ltd | 半導体素子用基板の製造方法および半導体装置 |
CN102365737A (zh) * | 2009-03-30 | 2012-02-29 | 凸版印刷株式会社 | 半导体元件用基板的制造方法及半导体器件 |
US20120061829A1 (en) * | 2009-03-30 | 2012-03-15 | Toppan Printing Co., Ltd. | Method for manufacturing substrate for semiconductor element, and semiconductor device |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102119142B1 (ko) * | 2019-10-01 | 2020-06-05 | 해성디에스 주식회사 | 웨이퍼 레벨 패키지의 캐리어를 리드 프레임으로 제작하는 방법 |
US11227775B2 (en) | 2019-10-01 | 2022-01-18 | Haesungds Co., Ltd. | Method of fabricating carrier for wafer level package by using lead frame |
JP7468056B2 (ja) | 2020-03-26 | 2024-04-16 | 大日本印刷株式会社 | リードフレーム及びその製造方法、並びに半導体装置及びその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
CN110189999B (zh) | 2023-05-23 |
TWI697966B (zh) | 2020-07-01 |
KR101999594B1 (ko) | 2019-10-01 |
US10910299B2 (en) | 2021-02-02 |
US20190267315A1 (en) | 2019-08-29 |
TW201939620A (zh) | 2019-10-01 |
JP6783840B2 (ja) | 2020-11-11 |
CN110189999A (zh) | 2019-08-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6783840B2 (ja) | 半導体パッケージ基板製造方法、及び半導体パッケージ製造方法 | |
US9345143B2 (en) | Method of fabricating a wiring board | |
JP4651597B2 (ja) | 半導体パッケージ基板 | |
TWI772480B (zh) | 製造半導體封裝基板的方法以及使用該方法製造的半導體封裝基板 | |
TWI642145B (zh) | 半導體封裝基板及其製造方法 | |
CN104766832B (zh) | 制造半导体封装基板的方法及用其制造的半导体封装基板 | |
KR20150065029A (ko) | 인쇄회로기판, 그 제조방법 및 반도체 패키지 | |
JP2005243850A (ja) | 多層プリント配線基板及びその製造方法 | |
KR101197514B1 (ko) | 반도체 패키지 및 그 제조방법 | |
KR102119142B1 (ko) | 웨이퍼 레벨 패키지의 캐리어를 리드 프레임으로 제작하는 방법 | |
TWI804227B (zh) | 半導體封裝襯底、其製造方法、半導體封裝及其製造方法 | |
KR102141102B1 (ko) | 반도체 패키지 기판 제조방법 및 이를 이용하여 제조된 반도체 패키지 기판 | |
KR102535353B1 (ko) | 반도체 패키지 기판, 이의 제조방법, 반도체 패키지 및 이의 제조방법 | |
JP2019153668A (ja) | 回路基板及びその製造方法 | |
JP2016213422A (ja) | プリント配線板及びその製造方法 | |
KR20150083402A (ko) | 반도체 패키지 기판 제조방법 및 이를 이용하여 제조된 반도체 패키지 기판 | |
KR20150081147A (ko) | 반도체 패키지 기판 제조방법 및 이를 이용하여 제조된 반도체 패키지 기판 | |
TW201322380A (zh) | 電路板及其製造方法及包含電路板之半導體封裝件 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20181019 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20191216 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20200106 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20200406 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20200928 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20201022 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6783840 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |