|
JPH09331049A
(ja)
*
|
1996-04-08 |
1997-12-22 |
Canon Inc |
貼り合わせｓｏｉ基板の作製方法及びｓｏｉ基板
|
|
JP3697106B2
(ja)
*
|
1998-05-15 |
2005-09-21 |
キヤノン株式会社 |
半導体基板の作製方法及び半導体薄膜の作製方法
|
|
EP1087041B1
(en)
*
|
1999-03-16 |
2009-01-07 |
Shin-Etsu Handotai Co., Ltd |
Production method for silicon wafer and silicon wafer
|
|
US6375738B1
(en)
*
|
1999-03-26 |
2002-04-23 |
Canon Kabushiki Kaisha |
Process of producing semiconductor article
|
|
JP4463957B2
(ja)
*
|
2000-09-20 |
2010-05-19 |
信越半導体株式会社 |
シリコンウエーハの製造方法およびシリコンウエーハ
|
|
JP2002184960A
(ja)
*
|
2000-12-18 |
2002-06-28 |
Shin Etsu Handotai Co Ltd |
Ｓｏｉウェーハの製造方法及びｓｏｉウェーハ
|
|
US6743495B2
(en)
*
|
2001-03-30 |
2004-06-01 |
Memc Electronic Materials, Inc. |
Thermal annealing process for producing silicon wafers with improved surface characteristics
|
|
JP2003068744A
(ja)
*
|
2001-08-30 |
2003-03-07 |
Shin Etsu Handotai Co Ltd |
シリコンウエーハの製造方法及びシリコンウエーハ並びにｓｏｉウエーハ
|
|
WO2003046993A1
(fr)
*
|
2001-11-29 |
2003-06-05 |
Shin-Etsu Handotai Co.,Ltd. |
Procede de production de plaquettes soi
|
|
JP2003224247A
(ja)
*
|
2002-01-29 |
2003-08-08 |
Shin Etsu Handotai Co Ltd |
Ｓｏｉウエーハ及びｓｏｉウエーハの製造方法
|
|
JP2005206391A
(ja)
*
|
2004-01-20 |
2005-08-04 |
Shin Etsu Handotai Co Ltd |
シリコン単結晶基板の抵抗率保証方法及びシリコン単結晶基板の製造方法並びにシリコン単結晶基板
|
|
JP2006216826A
(ja)
*
|
2005-02-04 |
2006-08-17 |
Sumco Corp |
Ｓｏｉウェーハの製造方法
|
|
JP2007059704A
(ja)
*
|
2005-08-25 |
2007-03-08 |
Sumco Corp |
貼合せ基板の製造方法及び貼合せ基板
|
|
JP4715470B2
(ja)
*
|
2005-11-28 |
2011-07-06 |
株式会社Sumco |
剥離ウェーハの再生加工方法及びこの方法により再生加工された剥離ウェーハ
|
|
JP2007227424A
(ja)
*
|
2006-02-21 |
2007-09-06 |
Sumco Corp |
Ｓｉｍｏｘウェーハの製造方法
|
|
KR100701314B1
(ko)
|
2006-12-05 |
2007-03-29 |
곽종보 |
조명용 발전기
|
|
JP5045095B2
(ja)
*
|
2006-12-26 |
2012-10-10 |
信越半導体株式会社 |
半導体デバイスの製造方法
|
|
JP4820801B2
(ja)
*
|
2006-12-26 |
2011-11-24 |
株式会社Ｓｕｍｃｏ |
貼り合わせウェーハの製造方法
|
|
JP5009124B2
(ja)
*
|
2007-01-04 |
2012-08-22 |
コバレントマテリアル株式会社 |
半導体基板の製造方法
|
|
EP2140480A4
(en)
*
|
2007-04-20 |
2015-04-22 |
Semiconductor Energy Lab |
METHOD FOR PRODUCING AN SOI SUBSTRATE AND SEMICONDUCTOR ARRANGEMENT
|
|
JP5280015B2
(ja)
*
|
2007-05-07 |
2013-09-04 |
信越半導体株式会社 |
Ｓｏｉ基板の製造方法
|
|
JP5245380B2
(ja)
|
2007-06-21 |
2013-07-24 |
信越半導体株式会社 |
Ｓｏｉウェーハの製造方法
|
|
JP5510256B2
(ja)
|
2010-10-06 |
2014-06-04 |
株式会社Ｓｕｍｃｏ |
シリコンウェーハの製造方法
|
|
JP5993550B2
(ja)
|
2011-03-08 |
2016-09-14 |
信越半導体株式会社 |
シリコン単結晶ウェーハの製造方法
|
|
EP2686878B1
(en)
*
|
2011-03-16 |
2016-05-18 |
MEMC Electronic Materials, Inc. |
Silicon on insulator structures having high resistivity regions in the handle wafer and methods for producing such structures
|
|
WO2012136999A1
(en)
*
|
2011-04-06 |
2012-10-11 |
Isis Innovation Limited |
Controlling impurities in a wafer for an electronic circuit
|
|
JP2014107357A
(ja)
*
|
2012-11-26 |
2014-06-09 |
Shin Etsu Handotai Co Ltd |
Ｓｏｉウェーハの製造方法
|
|
US9634098B2
(en)
*
|
2013-06-11 |
2017-04-25 |
SunEdison Semiconductor Ltd. (UEN201334164H) |
Oxygen precipitation in heavily doped silicon wafers sliced from ingots grown by the Czochralski method
|
|
US9209069B2
(en)
*
|
2013-10-15 |
2015-12-08 |
Sunedison Semiconductor Limited (Uen201334164H) |
Method of manufacturing high resistivity SOI substrate with reduced interface conductivity
|
|
US9768056B2
(en)
*
|
2013-10-31 |
2017-09-19 |
Sunedison Semiconductor Limited (Uen201334164H) |
Method of manufacturing high resistivity SOI wafers with charge trapping layers based on terminated Si deposition
|
|
JP6118757B2
(ja)
*
|
2014-04-24 |
2017-04-19 |
信越半導体株式会社 |
貼り合わせｓｏｉウェーハの製造方法
|
|
US10381260B2
(en)
*
|
2014-11-18 |
2019-08-13 |
GlobalWafers Co., Inc. |
Method of manufacturing high resistivity semiconductor-on-insulator wafers with charge trapping layers
|
|
EP3221885B1
(en)
*
|
2014-11-18 |
2019-10-23 |
GlobalWafers Co., Ltd. |
High resistivity semiconductor-on-insulator wafer and a method of manufacturing
|
|
JP6179530B2
(ja)
*
|
2015-01-23 |
2017-08-16 |
信越半導体株式会社 |
貼り合わせｓｏｉウェーハの製造方法
|
|
EP3266038B1
(en)
*
|
2015-03-03 |
2019-09-25 |
GlobalWafers Co., Ltd. |
Method of depositing charge trapping polycrystalline silicon films on silicon substrates with controllable film stress
|
|
US9881832B2
(en)
*
|
2015-03-17 |
2018-01-30 |
Sunedison Semiconductor Limited (Uen201334164H) |
Handle substrate for use in manufacture of semiconductor-on-insulator structure and method of manufacturing thereof
|
|
US10026642B2
(en)
*
|
2016-03-07 |
2018-07-17 |
Sunedison Semiconductor Limited (Uen201334164H) |
Semiconductor on insulator structure comprising a sacrificial layer and method of manufacture thereof
|
|
US10269617B2
(en)
*
|
2016-06-22 |
2019-04-23 |
Globalwafers Co., Ltd. |
High resistivity silicon-on-insulator substrate comprising an isolation region
|
|
EP4456146B1
(en)
*
|
2016-10-26 |
2026-03-25 |
GlobalWafers Co., Ltd. |
High resistivity silicon-on-insulator substrate having enhanced charge trapping efficiency
|
|
SG10201913059PA
(en)
*
|
2016-12-05 |
2020-02-27 |
Globalwafers Co Ltd |
High resistivity silicon-on-insulator structure and method of manufacture thereof
|
|
KR102453743B1
(ko)
*
|
2016-12-28 |
2022-10-11 |
썬에디슨 세미컨덕터 리미티드 |
고유 게터링 및 게이트 산화물 무결성 수율을 갖도록 규소 웨이퍼들을 처리하는 방법
|