JP2007184588A5 - - Google Patents

Download PDF

Info

Publication number
JP2007184588A5
JP2007184588A5 JP2006345124A JP2006345124A JP2007184588A5 JP 2007184588 A5 JP2007184588 A5 JP 2007184588A5 JP 2006345124 A JP2006345124 A JP 2006345124A JP 2006345124 A JP2006345124 A JP 2006345124A JP 2007184588 A5 JP2007184588 A5 JP 2007184588A5
Authority
JP
Japan
Prior art keywords
layer
dielectric material
depositing
forming
opening
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006345124A
Other languages
English (en)
Japanese (ja)
Other versions
JP5579358B2 (ja
JP2007184588A (ja
Filing date
Publication date
Priority claimed from US11/321,206 external-priority patent/US7514336B2/en
Application filed filed Critical
Publication of JP2007184588A publication Critical patent/JP2007184588A/ja
Publication of JP2007184588A5 publication Critical patent/JP2007184588A5/ja
Application granted granted Critical
Publication of JP5579358B2 publication Critical patent/JP5579358B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2006345124A 2005-12-29 2006-12-22 頑丈なシャロー・トレンチ分離構造およびシャロー・トレンチ分離構造を形成する方法 Active JP5579358B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/321,206 2005-12-29
US11/321,206 US7514336B2 (en) 2005-12-29 2005-12-29 Robust shallow trench isolation structures and a method for forming shallow trench isolation structures

Publications (3)

Publication Number Publication Date
JP2007184588A JP2007184588A (ja) 2007-07-19
JP2007184588A5 true JP2007184588A5 (enExample) 2011-01-13
JP5579358B2 JP5579358B2 (ja) 2014-08-27

Family

ID=38068283

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006345124A Active JP5579358B2 (ja) 2005-12-29 2006-12-22 頑丈なシャロー・トレンチ分離構造およびシャロー・トレンチ分離構造を形成する方法

Country Status (5)

Country Link
US (2) US7514336B2 (enExample)
EP (1) EP1806780A3 (enExample)
JP (1) JP5579358B2 (enExample)
KR (1) KR101292025B1 (enExample)
CN (1) CN100501968C (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7514336B2 (en) * 2005-12-29 2009-04-07 Agere Systems Inc. Robust shallow trench isolation structures and a method for forming shallow trench isolation structures
US20110244683A1 (en) * 2010-04-01 2011-10-06 Michiaki Sano Fabricating Voids Using Slurry Protect Coat Before Chemical-Mechanical Polishing
CN103531519B (zh) * 2012-07-02 2016-03-23 中芯国际集成电路制造(上海)有限公司 半导体结构及其形成方法
US9768055B2 (en) * 2012-08-21 2017-09-19 Stmicroelectronics, Inc. Isolation regions for SOI devices
US10468529B2 (en) 2017-07-11 2019-11-05 Taiwan Semiconductor Manufacturing Co., Ltd. Structure and formation method of semiconductor device structure with etch stop layer
KR102661930B1 (ko) 2018-08-13 2024-04-29 삼성전자주식회사 집적회로 소자
CN109273532B (zh) * 2018-09-12 2022-03-11 上海华力微电子有限公司 应用于高压电路防静电保护的无回滞效应硅控整流器
CN116053211A (zh) * 2022-12-30 2023-05-02 联合微电子中心有限责任公司 一种防止源漏区漏电的结构及其制备方法

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08330410A (ja) * 1995-05-31 1996-12-13 Sony Corp 素子分離方法、素子分離構造、及び半導体装置
TW388100B (en) * 1997-02-18 2000-04-21 Hitachi Ulsi Eng Corp Semiconductor deivce and process for producing the same
US6228741B1 (en) * 1998-01-13 2001-05-08 Texas Instruments Incorporated Method for trench isolation of semiconductor devices
WO1999044223A2 (en) * 1998-02-27 1999-09-02 Lsi Logic Corporation Process of shallow trench isolating active devices to avoid sub-threshold kinks arising from corner effects without additional processing
KR100280107B1 (ko) * 1998-05-07 2001-03-02 윤종용 트렌치 격리 형성 방법
KR100286127B1 (ko) * 1998-06-24 2001-04-16 윤종용 반도체 장치의 트렌치 격리 형성 방법
TW398053B (en) * 1998-07-31 2000-07-11 United Microelectronics Corp Manufacturing of shallow trench isolation
US6319794B1 (en) * 1998-10-14 2001-11-20 International Business Machines Corporation Structure and method for producing low leakage isolation devices
JP2000223704A (ja) * 1999-01-29 2000-08-11 Sony Corp 半導体装置およびその製造方法
US6255194B1 (en) * 1999-06-03 2001-07-03 Samsung Electronics Co., Ltd. Trench isolation method
US6500729B1 (en) * 2000-06-02 2002-12-31 Agere Systems Guardian Corp. Method for reducing dishing related issues during the formation of shallow trench isolation structures
US6921947B2 (en) * 2000-12-15 2005-07-26 Renesas Technology Corp. Semiconductor device having recessed isolation insulation film
KR100568100B1 (ko) * 2001-03-05 2006-04-05 삼성전자주식회사 트렌치형 소자 분리막 형성 방법
JP2003151956A (ja) * 2001-11-19 2003-05-23 Sony Corp 半導体装置製造工程における窒化シリコン膜のエッチング方法
TW540135B (en) * 2002-04-24 2003-07-01 Nanya Technology Corp Method of forming shallow trench isolation region
KR20040002147A (ko) * 2002-06-29 2004-01-07 주식회사 하이닉스반도체 반도체 소자의 소자분리막 형성방법
JP2004311487A (ja) * 2003-04-02 2004-11-04 Hitachi Ltd 半導体装置の製造方法
KR100505419B1 (ko) * 2003-04-23 2005-08-04 주식회사 하이닉스반도체 반도체 소자의 소자분리막 제조방법
JP2004363486A (ja) * 2003-06-06 2004-12-24 Renesas Technology Corp トレンチ分離を有する半導体装置およびその製造方法
JP2005166700A (ja) * 2003-11-28 2005-06-23 Toshiba Corp 半導体装置及びその製造方法
KR100538811B1 (ko) * 2003-12-29 2005-12-23 주식회사 하이닉스반도체 반도체 소자의 제조방법
US7514336B2 (en) 2005-12-29 2009-04-07 Agere Systems Inc. Robust shallow trench isolation structures and a method for forming shallow trench isolation structures

Similar Documents

Publication Publication Date Title
US9396985B2 (en) Element isolation structure of semiconductor and method for forming the same
JP2009518867A5 (enExample)
JP2003347398A (ja) シャープコーナーのないシャロートレンチ素子分離構造の製造方法
US9111773B2 (en) Forming three dimensional isolation structures
US20070284692A1 (en) Device isolation structure incorporated in semiconductor device and method of forming the same
KR101212260B1 (ko) 매립게이트를 구비한 반도체 장치 및 그 제조방법
JP2007535815A5 (enExample)
JP2007184588A5 (enExample)
TW540135B (en) Method of forming shallow trench isolation region
JP2006128673A5 (enExample)
JP2008277741A (ja) 半導体素子の素子分離膜形成方法
US8163627B2 (en) Method of forming isolation layer of semiconductor device
US7754561B2 (en) Method for fabricating isolation film in semiconductor device
TWI224821B (en) Bottom oxide formation process for preventing formation of voids in the trench
CN1767167A (zh) 形成一具有可控制步阶高度的浅沟渠隔离结构的方法
CN1440049A (zh) 半导体装置的制造方法
US7358145B2 (en) Method of fabricating shallow trench isolation structure
KR100772722B1 (ko) 플래쉬 메모리 소자의 소자분리 방법
US6984553B2 (en) Method for forming shallow trench isolation with control of bird beak
KR101077014B1 (ko) 반도체 소자의 소자분리막 제조방법
TW544807B (en) Method for forming shallow trench isolation
CN111211039A (zh) 沟槽隔离结构及其形成方法
TW200616080A (en) Methods for forming plugs, fabricating dual damasecne structures, and improving photolithographic process
TWI470736B (zh) 一種用於互連的氣隙結構及其製造方法
CN119905394A (zh) 半导体器件的制造方法