JP2006521703A5 - - Google Patents

Download PDF

Info

Publication number
JP2006521703A5
JP2006521703A5 JP2006507512A JP2006507512A JP2006521703A5 JP 2006521703 A5 JP2006521703 A5 JP 2006521703A5 JP 2006507512 A JP2006507512 A JP 2006507512A JP 2006507512 A JP2006507512 A JP 2006507512A JP 2006521703 A5 JP2006521703 A5 JP 2006521703A5
Authority
JP
Japan
Prior art keywords
flip chip
active surface
underfill material
electrical substrate
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006507512A
Other languages
English (en)
Other versions
JP2006521703A (ja
JP4703556B2 (ja
Filing date
Publication date
Priority claimed from US10/402,631 external-priority patent/US6774497B1/en
Application filed filed Critical
Publication of JP2006521703A publication Critical patent/JP2006521703A/ja
Publication of JP2006521703A5 publication Critical patent/JP2006521703A5/ja
Application granted granted Critical
Publication of JP4703556B2 publication Critical patent/JP4703556B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Claims (3)

  1. 電気基板にフリップ・チップを取り付ける方法であって、
    活性表面と、前記活性表面から延在し、かつ各々が側面領域を含む複数の接続バンプと、を備えたバンプ・フリップ・チップを提供する工程と、
    前記フリップ・チップの活性表面及び前記接続バンプの側面領域の一部分にアンダーフィル材料層を塗布する工程と、
    前記電気基板上に前記フリップ・チップを位置決めする工程と、前記電気基板は該電気基板上に配設されたはんだマスクの層を含むことと、
    前記フリップ・チップを加熱して前記電気基板に該フリップ・チップを電気的に接続する工程と、前記アンダーフィル材料及び前記はんだマスクが結合して前記フリップ・チップが前記電気基板に電気的に接続されるときに応力除去層を形成することと、から成る方法。
  2. フリップ・チップ・アセンブリであって、
    活性表面と、前記活性表面から延在する複数の接続バンプと、を含むバンプ・フリップ・チップと、
    前記フリップ・チップの活性表面及び前記接続バンプの側面領域の一部分に配設されたアンダーフィル材料の層と、
    電気基板上に配設されたはんだマスクの層とからなり、
    前記アンダーフィル材料及びはんだマスクが結合して前記フリップ・チップが前記電気基板に電気的に接続されるときに応力除去層を形成するフリップ・チップ・アセンブリ。
  3. アンダーフィル塗布ウエハを形成する方法であって、
    活性表面と、前記活性表面から延在する複数の接続バンプと、を備えたバンプ付き半導体ウエハを提供する工程と、
    前記半導体ウエハの活性表面及び前記接続バンプの側面領域の一部分にアンダーフィル材料を塗布する工程と、前記アンダーフィル材料は前記活性表面から前記接続バンプ高さの名目上20%〜60%の厚さにて延在することと、
    前記アンダーフィル材料を加熱して前記接続バンプの周囲に前記アンダーフィル材料を流す工程と、
    からなる方法。
JP2006507512A 2003-03-28 2004-03-24 電気基板にフリップ・チップを取り付ける方法、フリップ・チップ・アセンブリ及びアンダーフィル塗布ウエハを形成する方法 Expired - Lifetime JP4703556B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/402,631 2003-03-28
US10/402,631 US6774497B1 (en) 2003-03-28 2003-03-28 Flip-chip assembly with thin underfill and thick solder mask
PCT/US2004/008939 WO2004086845A2 (en) 2003-03-28 2004-03-24 Flip-chip assembley with thin underfill and thick solder mask

Publications (3)

Publication Number Publication Date
JP2006521703A JP2006521703A (ja) 2006-09-21
JP2006521703A5 true JP2006521703A5 (ja) 2007-05-17
JP4703556B2 JP4703556B2 (ja) 2011-06-15

Family

ID=32825058

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006507512A Expired - Lifetime JP4703556B2 (ja) 2003-03-28 2004-03-24 電気基板にフリップ・チップを取り付ける方法、フリップ・チップ・アセンブリ及びアンダーフィル塗布ウエハを形成する方法

Country Status (6)

Country Link
US (1) US6774497B1 (ja)
JP (1) JP4703556B2 (ja)
KR (1) KR101010159B1 (ja)
MY (1) MY136290A (ja)
TW (1) TWI340442B (ja)
WO (1) WO2004086845A2 (ja)

Families Citing this family (109)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7507903B2 (en) 1999-03-30 2009-03-24 Daniel Luch Substrate and collector grid structures for integrated series connected photovoltaic arrays and process of manufacture of such arrays
US8222513B2 (en) 2006-04-13 2012-07-17 Daniel Luch Collector grid, electrode structures and interconnect structures for photovoltaic arrays and methods of manufacture
US20090111206A1 (en) 1999-03-30 2009-04-30 Daniel Luch Collector grid, electrode structures and interrconnect structures for photovoltaic arrays and methods of manufacture
US8664030B2 (en) 1999-03-30 2014-03-04 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US8138413B2 (en) 2006-04-13 2012-03-20 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US8198696B2 (en) 2000-02-04 2012-06-12 Daniel Luch Substrate structures for integrated series connected photovoltaic arrays and process of manufacture of such arrays
US6916684B2 (en) * 2003-03-18 2005-07-12 Delphi Technologies, Inc. Wafer-applied underfill process
TWI241675B (en) * 2003-08-18 2005-10-11 Siliconware Precision Industries Co Ltd Chip carrier for semiconductor chip
TWI236105B (en) * 2003-10-24 2005-07-11 Advanced Semiconductor Eng Manufacturing method for ball grid array package
KR101218011B1 (ko) * 2003-11-08 2013-01-02 스태츠 칩팩, 엘티디. 플립 칩 인터커넥션 패드 레이아웃 반도체 패키지 및 그 생산 방법
US8853001B2 (en) * 2003-11-08 2014-10-07 Stats Chippac, Ltd. Semiconductor device and method of forming pad layout for flipchip semiconductor die
USRE44500E1 (en) 2003-11-10 2013-09-17 Stats Chippac, Ltd. Semiconductor device and method of forming composite bump-on-lead interconnection
US7901983B2 (en) * 2004-11-10 2011-03-08 Stats Chippac, Ltd. Bump-on-lead flip chip interconnection
US8129841B2 (en) 2006-12-14 2012-03-06 Stats Chippac, Ltd. Solder joint flip chip interconnection
US8216930B2 (en) 2006-12-14 2012-07-10 Stats Chippac, Ltd. Solder joint flip chip interconnection having relief structure
US9029196B2 (en) 2003-11-10 2015-05-12 Stats Chippac, Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
US7659633B2 (en) * 2004-11-10 2010-02-09 Stats Chippac, Ltd. Solder joint flip chip interconnection having relief structure
US20070105277A1 (en) * 2004-11-10 2007-05-10 Stats Chippac Ltd. Solder joint flip chip interconnection
USRE47600E1 (en) 2003-11-10 2019-09-10 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming electrical interconnect with stress relief void
US8026128B2 (en) * 2004-11-10 2011-09-27 Stats Chippac, Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
US8350384B2 (en) * 2009-11-24 2013-01-08 Stats Chippac, Ltd. Semiconductor device and method of forming electrical interconnect with stress relief void
US8076232B2 (en) * 2008-04-03 2011-12-13 Stats Chippac, Ltd. Semiconductor device and method of forming composite bump-on-lead interconnection
US8574959B2 (en) 2003-11-10 2013-11-05 Stats Chippac, Ltd. Semiconductor device and method of forming bump-on-lead interconnection
KR101237172B1 (ko) * 2003-11-10 2013-02-25 스태츠 칩팩, 엘티디. 범프-온-리드 플립 칩 인터커넥션
US8674500B2 (en) 2003-12-31 2014-03-18 Stats Chippac, Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
TWI254427B (en) * 2003-12-02 2006-05-01 United Test And Assembly Ct Chip scale package and method of assembling the same
US7902678B2 (en) * 2004-03-29 2011-03-08 Nec Corporation Semiconductor device and manufacturing method thereof
US7244634B2 (en) 2004-03-31 2007-07-17 Intel Corporation Stress-relief layer and stress-compensation collar in contact arrays, and processes of making same
US20050224951A1 (en) * 2004-03-31 2005-10-13 Daewoong Suh Jet-dispensed stress relief layer in contact arrays, and processes of making same
TWI230989B (en) * 2004-05-05 2005-04-11 Megic Corp Chip bonding method
US20060157534A1 (en) * 2004-08-06 2006-07-20 Tessera, Inc. Components with solder masks
US7732229B2 (en) * 2004-09-18 2010-06-08 Nanosolar, Inc. Formation of solar cells with conductive barrier layers and foil substrates
US7838868B2 (en) * 2005-01-20 2010-11-23 Nanosolar, Inc. Optoelectronic architecture having compound conducting substrate
FR2875995B1 (fr) * 2004-09-24 2014-10-24 Oberthur Card Syst Sa Procede de montage d'un composant electronique sur un support, de preference mou, et entite electronique ainsi obtenue, telle q'un passeport
US20060099790A1 (en) * 2004-10-26 2006-05-11 Cheng-Yuan Lin Method of implanting at least one solder bump on a printed circuit board
US8927315B1 (en) 2005-01-20 2015-01-06 Aeris Capital Sustainable Ip Ltd. High-throughput assembly of series interconnected solar cells
US7148560B2 (en) * 2005-01-25 2006-12-12 Taiwan Semiconductor Manufacturing Co., Ltd. IC chip package structure and underfill process
WO2006105015A2 (en) * 2005-03-25 2006-10-05 Stats Chippac Ltd. Flip chip interconnection having narrow interconnection sites on the substrate
US8841779B2 (en) 2005-03-25 2014-09-23 Stats Chippac, Ltd. Semiconductor device and method of forming high routing density BOL BONL and BONP interconnect sites on substrate
US9258904B2 (en) * 2005-05-16 2016-02-09 Stats Chippac, Ltd. Semiconductor device and method of forming narrow interconnect sites on substrate with elongated mask openings
US20060255476A1 (en) * 2005-05-16 2006-11-16 Kuhlman Frederick F Electronic assembly with controlled solder joint thickness
US20060255473A1 (en) 2005-05-16 2006-11-16 Stats Chippac Ltd. Flip chip interconnect solder mask
US7371673B2 (en) * 2005-05-17 2008-05-13 Texas Instruments Incorporated Method and apparatus for attaching an IC package to a PCB assembly
JPWO2006134891A1 (ja) * 2005-06-16 2009-01-08 千住金属工業株式会社 モジュール基板のはんだ付け方法
US20070026575A1 (en) * 2005-06-24 2007-02-01 Subramanian Sankara J No flow underfill device and method
US20070149001A1 (en) * 2005-12-22 2007-06-28 Uka Harshad K Flexible circuit
US20070238222A1 (en) 2006-03-28 2007-10-11 Harries Richard J Apparatuses and methods to enhance passivation and ILD reliability
US8822810B2 (en) 2006-04-13 2014-09-02 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US9865758B2 (en) 2006-04-13 2018-01-09 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US8884155B2 (en) 2006-04-13 2014-11-11 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US9006563B2 (en) 2006-04-13 2015-04-14 Solannex, Inc. Collector grid and interconnect structures for photovoltaic arrays and modules
US9236512B2 (en) 2006-04-13 2016-01-12 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US8729385B2 (en) 2006-04-13 2014-05-20 Daniel Luch Collector grid and interconnect structures for photovoltaic arrays and modules
US20070269930A1 (en) * 2006-05-19 2007-11-22 Texas Instruments Incorporated Methodology to control underfill fillet size, flow-out and bleed in flip chips (FC), chip scale packages (CSP) and ball grid arrays (BGA)
US7626262B2 (en) * 2006-06-14 2009-12-01 Infineon Technologies Ag Electrically conductive connection, electronic component and method for their production
US7713782B2 (en) * 2006-09-22 2010-05-11 Stats Chippac, Inc. Fusible I/O interconnection systems and methods for flip-chip packaging involving substrate-mounted stud-bumps
US9847309B2 (en) 2006-09-22 2017-12-19 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming vertical interconnect structure between semiconductor die and substrate
DE102006059127A1 (de) * 2006-09-25 2008-03-27 Osram Opto Semiconductors Gmbh Verfahren zur Herstellung einer Anordnung optoelektronischer Bauelemente und Anordnung optoelektronischer Bauelemente
KR100780694B1 (ko) * 2006-11-29 2007-11-30 주식회사 하이닉스반도체 플립 칩 패키지
US20100007018A1 (en) * 2006-12-08 2010-01-14 Derek Wyatt Process for coating a bumped semiconductor wafer
WO2008069805A1 (en) * 2006-12-08 2008-06-12 Henkel Ag & Co. Kgaa Process for coating a bumped semiconductor wafer
WO2008073432A2 (en) * 2006-12-11 2008-06-19 Fry's Metals, Inc. No flow underfill process, composition, and reflow carrier
US8178392B2 (en) * 2007-05-18 2012-05-15 Stats Chippac Ltd. Electronic system with expansion feature
JP5169171B2 (ja) * 2007-11-26 2013-03-27 パナソニック株式会社 電子部品の接合方法
JP2009200338A (ja) * 2008-02-22 2009-09-03 Renesas Technology Corp 半導体装置の製造方法
US8349721B2 (en) * 2008-03-19 2013-01-08 Stats Chippac, Ltd. Semiconductor device and method of forming insulating layer on conductive traces for electrical isolation in fine pitch bonding
US9345148B2 (en) 2008-03-25 2016-05-17 Stats Chippac, Ltd. Semiconductor device and method of forming flipchip interconnection structure with bump on partial pad
US7759137B2 (en) * 2008-03-25 2010-07-20 Stats Chippac, Ltd. Flip chip interconnection structure with bump on partial pad and method thereof
US20090250814A1 (en) * 2008-04-03 2009-10-08 Stats Chippac, Ltd. Flip Chip Interconnection Structure Having Void-Free Fine Pitch and Method Thereof
TWI393197B (zh) * 2008-07-16 2013-04-11 Chipmos Technoligies Inc 晶片封裝
US7897502B2 (en) 2008-09-10 2011-03-01 Stats Chippac, Ltd. Method of forming vertically offset bond on trace interconnects on recessed and raised bond fingers
US8198186B2 (en) 2008-12-31 2012-06-12 Stats Chippac, Ltd. Semiconductor device and method of confining conductive bump material during reflow with solder mask patch
US8659172B2 (en) 2008-12-31 2014-02-25 Stats Chippac, Ltd. Semiconductor device and method of confining conductive bump material with solder mask patch
US20100237500A1 (en) * 2009-03-20 2010-09-23 Stats Chippac, Ltd. Semiconductor Substrate and Method of Forming Conformal Solder Wet-Enhancement Layer on Bump-on-Lead Site
US8247243B2 (en) 2009-05-22 2012-08-21 Nanosolar, Inc. Solar cell interconnection
US8039384B2 (en) 2010-03-09 2011-10-18 Stats Chippac, Ltd. Semiconductor device and method of forming vertically offset bond on trace interconnects on different height traces
US8409978B2 (en) 2010-06-24 2013-04-02 Stats Chippac, Ltd. Semiconductor device and method of forming vertically offset bond on trace interconnect structure on leadframe
KR101692702B1 (ko) 2010-07-01 2017-01-18 삼성전자주식회사 반도체 패키지 및 이를 제조하는 방법
US8492197B2 (en) 2010-08-17 2013-07-23 Stats Chippac, Ltd. Semiconductor device and method of forming vertically offset conductive pillars over first substrate aligned to vertically offset BOT interconnect sites formed over second substrate
US8228682B1 (en) 2010-08-20 2012-07-24 Xilinx, Inc. Electronic assembly with trenches for underfill material
US8435834B2 (en) 2010-09-13 2013-05-07 Stats Chippac, Ltd. Semiconductor device and method of forming bond-on-lead interconnection for mounting semiconductor die in FO-WLCSP
TWI527178B (zh) * 2010-12-15 2016-03-21 史達晶片有限公司 在無焊料遮罩的回焊期間的導電凸塊材料的自我局限的半導體裝置和方法
JP2013048205A (ja) * 2011-07-25 2013-03-07 Ngk Spark Plug Co Ltd 配線基板の製造方法
TWI536617B (zh) * 2012-02-17 2016-06-01 鴻海精密工業股份有限公司 發光二極體燈條及其製造方法
US9941176B2 (en) * 2012-05-21 2018-04-10 Taiwan Semiconductor Manufacturing Company, Ltd. Selective solder bump formation on wafer
US20130337615A1 (en) * 2012-05-25 2013-12-19 Applied Materials, Inc. Polymer hot-wire chemical vapor deposition in chip scale packaging
US8802556B2 (en) 2012-11-14 2014-08-12 Qualcomm Incorporated Barrier layer on bump and non-wettable coating on trace
US8994191B2 (en) * 2013-01-21 2015-03-31 Advanced Micro Devices (Shanghai) Co. Ltd. Die-die stacking structure and method for making the same
US9673065B2 (en) 2013-07-18 2017-06-06 Texas Instruments Incorporated Semiconductor substrate having stress-absorbing surface layer
CN104347532B (zh) * 2013-07-31 2017-08-04 日月光半导体制造股份有限公司 半导体封装件及其制造方法
US9508701B2 (en) 2013-09-27 2016-11-29 Freescale Semiconductor, Inc. 3D device packaging using through-substrate pillars
US9508702B2 (en) 2013-09-27 2016-11-29 Freescale Semiconductor, Inc. 3D device packaging using through-substrate posts
US9515006B2 (en) 2013-09-27 2016-12-06 Freescale Semiconductor, Inc. 3D device packaging using through-substrate posts
KR101550412B1 (ko) 2014-08-13 2015-09-09 한국생산기술연구원 범프형성방법
WO2017111786A1 (en) * 2015-12-23 2017-06-29 Intel Corporation No-flow adhesive for second and third level interconnects
US10160066B2 (en) * 2016-11-01 2018-12-25 GM Global Technology Operations LLC Methods and systems for reinforced adhesive bonding using solder elements and flux
US9978707B1 (en) * 2017-03-23 2018-05-22 Delphi Technologies, Inc. Electrical-device adhesive barrier
US10763131B2 (en) 2017-11-17 2020-09-01 Micron Technology, Inc. Semiconductor device with a multi-layered encapsulant and associated systems, devices, and methods
CN108901144A (zh) * 2018-07-17 2018-11-27 天津瑞爱恩科技有限公司 增强印刷线路板软硬板组合强度的方法
CN108966522A (zh) * 2018-07-17 2018-12-07 天津瑞爱恩科技有限公司 Qfn芯片焊点加固方法和元件焊点强化方法
CN109181406A (zh) * 2018-09-20 2019-01-11 何治伟 一种高催化效率型光固化白色阻焊油墨材料的制备方法
KR102177853B1 (ko) * 2019-05-30 2020-11-11 서울대학교 산학협력단 플렉서블 기판에서의 납땜 방법
US11616027B2 (en) 2019-12-17 2023-03-28 Analog Devices International Unlimited Company Integrated circuit packages to minimize stress on a semiconductor die
JP7103515B2 (ja) 2020-01-29 2022-07-20 株式会社村田製作所 電極付き受動部品及び電極付き受動部品の集合体
KR20210114197A (ko) * 2020-03-10 2021-09-23 엘지이노텍 주식회사 인쇄회로기판
DE102021113721A1 (de) * 2021-05-27 2022-12-01 OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung Verfahren zur herstellung eines trägers, verfahren zur herstellung eines elektrischen bauteils, träger und elektrisches bauelement
CN113923865B (zh) * 2021-09-13 2023-08-22 华为技术有限公司 一种电子组件和电子设备
US11935855B2 (en) * 2021-11-24 2024-03-19 Advanced Semiconductor Engineering, Inc. Electronic package structure and method for manufacturing the same
CN115881655A (zh) * 2023-02-16 2023-03-31 成都频岢微电子有限公司 一种射频前端模组封装工艺结构

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3376203B2 (ja) 1996-02-28 2003-02-10 株式会社東芝 半導体装置とその製造方法及びこの半導体装置を用いた実装構造体とその製造方法
JPH10242211A (ja) * 1996-12-24 1998-09-11 Nitto Denko Corp 半導体装置の製法
EP1025587A4 (en) 1997-07-21 2000-10-04 Aguila Technologies Inc SEMICONDUCTOR FLIPCHIP PACK AND PRODUCTION METHOD THEREFOR
US6324069B1 (en) * 1997-10-29 2001-11-27 Hestia Technologies, Inc. Chip package with molded underfill
US6228678B1 (en) * 1998-04-27 2001-05-08 Fry's Metals, Inc. Flip chip with integrated mask and underfill
US6265776B1 (en) * 1998-04-27 2001-07-24 Fry's Metals, Inc. Flip chip with integrated flux and underfill
US6190940B1 (en) * 1999-01-21 2001-02-20 Lucent Technologies Inc. Flip chip assembly of semiconductor IC chips
US6194788B1 (en) 1999-03-10 2001-02-27 Alpha Metals, Inc. Flip chip with integrated flux and underfill
JP2000260819A (ja) * 1999-03-10 2000-09-22 Toshiba Corp 半導体装置の製造方法
US6410415B1 (en) * 1999-03-23 2002-06-25 Polymer Flip Chip Corporation Flip chip mounting technique
US6271107B1 (en) * 1999-03-31 2001-08-07 Fujitsu Limited Semiconductor with polymeric layer
US6294840B1 (en) * 1999-11-18 2001-09-25 Lsi Logic Corporation Dual-thickness solder mask in integrated circuit package
US6700209B1 (en) 1999-12-29 2004-03-02 Intel Corporation Partial underfill for flip-chip electronic packages
US6507118B1 (en) * 2000-07-14 2003-01-14 3M Innovative Properties Company Multi-metal layer circuit
JP4609617B2 (ja) * 2000-08-01 2011-01-12 日本電気株式会社 半導体装置の実装方法及び実装構造体

Similar Documents

Publication Publication Date Title
JP2006521703A5 (ja)
TWI357137B (en) Flip chip package structure and carrier thereof
JP5559452B2 (ja) 半導体装置及びその製造方法
TWI322448B (en) Semiconductor stacked multi-package module having inverted second package
TWI258823B (en) Semiconductor multi-chip package and fabrication method
TWI379364B (en) Process of grounding heat spreader/stiffener to a flip chip package using solder and film adhesive
TW200713549A (en) Semiconductor element with conductive bumps and fabrication method thereof
TWI319228B (en) Bond pad structure and method of forming the same
TW200525666A (en) Bump-on-lead flip chip interconnection
TW200408094A (en) Semiconductor device with under bump metallurgy and method for fabricating the same
TW200834853A (en) Wiring board and semiconductor device
TWI470707B (zh) 佈線板及電子元件之安裝結構
TW200534453A (en) Chip package structure and process for fabricating the same
TWI569395B (zh) 基板及封裝結構
TW200837915A (en) Semiconductor device package
TWI469310B (zh) 覆晶堆疊封裝結構及其封裝方法
US11923332B2 (en) Semiconductor die with capillary flow structures for direct chip attachment
TWI529876B (zh) 封裝堆疊結構及其製法
US7999395B1 (en) Pillar structure on bump pad
JP2002313985A (ja) チップサイズパッケージの製造方法
US20070152330A1 (en) Package structure and manufacturing method thereof
JP3801188B2 (ja) 半導体装置および半導体装置の製造方法
JP2011249564A5 (ja)
JP4574393B2 (ja) 半導体装置の製造方法
TWI308383B (en) Chip package with array pads and method for manufacturing the same