JP2000353803A - 半導体装置およびその製造方法 - Google Patents
半導体装置およびその製造方法Info
- Publication number
- JP2000353803A JP2000353803A JP11163929A JP16392999A JP2000353803A JP 2000353803 A JP2000353803 A JP 2000353803A JP 11163929 A JP11163929 A JP 11163929A JP 16392999 A JP16392999 A JP 16392999A JP 2000353803 A JP2000353803 A JP 2000353803A
- Authority
- JP
- Japan
- Prior art keywords
- film
- semiconductor device
- gate electrode
- contact hole
- silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising silicides
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11163929A JP2000353803A (ja) | 1999-06-10 | 1999-06-10 | 半導体装置およびその製造方法 |
| US09/444,848 US6479873B1 (en) | 1999-06-10 | 1999-11-22 | Semiconductor device with self-aligned contact structure |
| TW089109113A TW492181B (en) | 1999-06-10 | 2000-05-12 | Semiconductor device and manufacturing method thereof |
| KR10-2000-0026897A KR100392167B1 (ko) | 1999-06-10 | 2000-05-19 | 반도체 장치 및 그 제조 방법 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11163929A JP2000353803A (ja) | 1999-06-10 | 1999-06-10 | 半導体装置およびその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2000353803A true JP2000353803A (ja) | 2000-12-19 |
| JP2000353803A5 JP2000353803A5 (enExample) | 2006-07-27 |
Family
ID=15783517
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11163929A Pending JP2000353803A (ja) | 1999-06-10 | 1999-06-10 | 半導体装置およびその製造方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6479873B1 (enExample) |
| JP (1) | JP2000353803A (enExample) |
| KR (1) | KR100392167B1 (enExample) |
| TW (1) | TW492181B (enExample) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002305302A (ja) * | 2001-04-06 | 2002-10-18 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
| KR100414220B1 (ko) * | 2001-06-22 | 2004-01-07 | 삼성전자주식회사 | 공유 콘택을 가지는 반도체 장치 및 그 제조 방법 |
| US6770522B2 (en) | 2002-11-12 | 2004-08-03 | Renesas Technology Corp. | Semiconductor device and manufacturing method thereof |
| US7045448B2 (en) | 2004-05-25 | 2006-05-16 | Kabushiki Kaisha Toshiba | Semiconductor device and method of fabricating the same |
| KR100724565B1 (ko) * | 2005-07-25 | 2007-06-04 | 삼성전자주식회사 | 코너보호패턴을 갖는 공유콘택구조, 반도체소자, 및 그제조방법들 |
| JP2010045344A (ja) * | 2008-07-18 | 2010-02-25 | Nec Electronics Corp | 半導体装置の製造方法および半導体装置 |
| US8008732B2 (en) | 2006-09-21 | 2011-08-30 | Kabushiki Kaisha Toshiba | Semiconductor memory and method of manufacturing the same |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100434495B1 (ko) * | 2001-11-10 | 2004-06-05 | 삼성전자주식회사 | 반도체 소자의 제조방법 |
| JP2003152104A (ja) * | 2001-11-14 | 2003-05-23 | Fujitsu Ltd | 半導体装置及びその製造方法 |
| KR20030079298A (ko) * | 2002-04-03 | 2003-10-10 | 삼성전자주식회사 | 반도체 소자 및 그 제조방법 |
| US6881614B2 (en) * | 2003-06-20 | 2005-04-19 | Taiwan Semiconductor Manufacturing Company | Shared contact for high-density memory cell design |
| US7037774B1 (en) | 2004-10-21 | 2006-05-02 | Integrated Device Technology, Inc. | Self-aligned contact structure and process for forming self-aligned contact structure |
| CN100389498C (zh) * | 2005-06-07 | 2008-05-21 | 中芯国际集成电路制造(上海)有限公司 | 制备cmos图像传感器-混合硅化物的方法 |
| DE102006004412B3 (de) * | 2006-01-31 | 2007-08-30 | Advanced Micro Devices, Inc., Sunnyvale | Verfahren zum Erhöhen der Ätzselektivität in einer Kontaktstruktur in Halbleiterbauelementen |
| JP2008311457A (ja) * | 2007-06-15 | 2008-12-25 | Renesas Technology Corp | 半導体装置の製造方法 |
| KR100958625B1 (ko) * | 2007-12-26 | 2010-05-20 | 주식회사 동부하이텍 | 반도체 소자의 모니터링 패턴 및 그의 제조방법 |
| US7928577B2 (en) | 2008-07-16 | 2011-04-19 | Micron Technology, Inc. | Interconnect structures for integration of multi-layered integrated circuit devices and methods for forming the same |
| JP5754334B2 (ja) * | 2011-10-04 | 2015-07-29 | 富士通セミコンダクター株式会社 | 半導体装置及び半導体装置の製造方法 |
| US20160126336A1 (en) * | 2014-10-29 | 2016-05-05 | Globalfoundries Inc. | Method of improved ca/cb contact and device thereof |
| US20230320057A1 (en) * | 2022-04-01 | 2023-10-05 | Intel Corporation | Recessed transistor terminal via jumpers |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH08250603A (ja) | 1995-03-14 | 1996-09-27 | Toshiba Corp | 半導体装置及びその製造方法 |
| JPH09326440A (ja) | 1996-06-04 | 1997-12-16 | Sony Corp | 半導体装置の製造方法 |
| US5721154A (en) * | 1996-06-18 | 1998-02-24 | Vanguard International Semiconductor | Method for fabricating a four fin capacitor structure |
| US5677227A (en) * | 1996-09-09 | 1997-10-14 | Vanguard International Semiconductor Corporation | Method of fabricating single crown, extendible to triple crown, stacked capacitor structures, using a self-aligned capacitor node contact |
| US5792689A (en) * | 1997-04-11 | 1998-08-11 | Vanguard International Semiconducter Corporation | Method for manufacturing double-crown capacitors self-aligned to node contacts on dynamic random access memory |
| US6008085A (en) * | 1998-04-01 | 1999-12-28 | Vanguard International Semiconductor Corporation | Design and a novel process for formation of DRAM bit line and capacitor node contacts |
| US6110818A (en) * | 1998-07-15 | 2000-08-29 | Philips Electronics North America Corp. | Semiconductor device with gate electrodes for sub-micron applications and fabrication thereof |
| US6174803B1 (en) * | 1998-09-16 | 2001-01-16 | Vsli Technology | Integrated circuit device interconnection techniques |
-
1999
- 1999-06-10 JP JP11163929A patent/JP2000353803A/ja active Pending
- 1999-11-22 US US09/444,848 patent/US6479873B1/en not_active Expired - Fee Related
-
2000
- 2000-05-12 TW TW089109113A patent/TW492181B/zh not_active IP Right Cessation
- 2000-05-19 KR KR10-2000-0026897A patent/KR100392167B1/ko not_active Expired - Fee Related
Cited By (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002305302A (ja) * | 2001-04-06 | 2002-10-18 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
| KR100414220B1 (ko) * | 2001-06-22 | 2004-01-07 | 삼성전자주식회사 | 공유 콘택을 가지는 반도체 장치 및 그 제조 방법 |
| US6770522B2 (en) | 2002-11-12 | 2004-08-03 | Renesas Technology Corp. | Semiconductor device and manufacturing method thereof |
| US7045448B2 (en) | 2004-05-25 | 2006-05-16 | Kabushiki Kaisha Toshiba | Semiconductor device and method of fabricating the same |
| KR100724565B1 (ko) * | 2005-07-25 | 2007-06-04 | 삼성전자주식회사 | 코너보호패턴을 갖는 공유콘택구조, 반도체소자, 및 그제조방법들 |
| US8008732B2 (en) | 2006-09-21 | 2011-08-30 | Kabushiki Kaisha Toshiba | Semiconductor memory and method of manufacturing the same |
| US8766373B2 (en) | 2006-09-21 | 2014-07-01 | Kabushiki Kaisha Toshiba | Semiconductor memory and method of manufacturing the same |
| US9450181B2 (en) | 2006-09-21 | 2016-09-20 | Kabushiki Kaisha Toshiba | Semiconductor memory and method of manufacturing the same |
| US10056433B2 (en) | 2006-09-21 | 2018-08-21 | Toshiba Memory Corporation | Semiconductor memory and method of manufacturing the same |
| US11101325B2 (en) | 2006-09-21 | 2021-08-24 | Toshiba Memory Corporation | Semiconductor memory and method of manufacturing the same |
| US11937437B2 (en) | 2006-09-21 | 2024-03-19 | Kioxia Corporation | Semiconductor memory and method of manufacturing the same |
| JP2010045344A (ja) * | 2008-07-18 | 2010-02-25 | Nec Electronics Corp | 半導体装置の製造方法および半導体装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| US6479873B1 (en) | 2002-11-12 |
| KR100392167B1 (ko) | 2003-07-22 |
| KR20010014937A (ko) | 2001-02-26 |
| TW492181B (en) | 2002-06-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6326270B1 (en) | Methods of forming integrated circuit memory devices using masking layers to inhibit overetching of impurity regions and conductive lines | |
| JP2000353803A (ja) | 半導体装置およびその製造方法 | |
| US6573132B1 (en) | Method for fabricating a semiconductor device having contacts self-aligned with a gate electrode thereof | |
| US6492665B1 (en) | Semiconductor device | |
| JP3239940B2 (ja) | 半導体装置及びその製造方法 | |
| JP2002170953A (ja) | 半導体装置及びその製造方法 | |
| JP2002305302A (ja) | 半導体装置及びその製造方法 | |
| JP2006041276A (ja) | 半導体装置およびその製造方法 | |
| US6461959B1 (en) | Method of fabrication of a contact plug in an embedded memory | |
| KR0139772B1 (ko) | 반도체 집적회로 장치 및 그 제조방법 | |
| JP3195785B2 (ja) | 半導体記憶装置およびその製造方法 | |
| JP3367480B2 (ja) | 半導体集積回路装置の製造方法 | |
| US6558997B2 (en) | Method for fabricating the control and floating gate electrodes without having their upper surface silicided | |
| JP3482171B2 (ja) | 半導体装置及びその製造方法 | |
| JP2001196549A (ja) | 半導体装置および半導体装置の製造方法 | |
| US6165901A (en) | Method of fabricating self-aligned contact | |
| JP2004055826A (ja) | 半導体装置の製造方法 | |
| US6559489B2 (en) | Semiconductor device and method of manufacturing the same | |
| JP2003078033A (ja) | 半導体装置およびその製造方法 | |
| JP3588566B2 (ja) | 半導体装置の製造方法 | |
| JP3116889B2 (ja) | 半導体装置の製造方法 | |
| US20020098704A1 (en) | Method for fabrication of a contact plug in an embedded memory | |
| JPH08288407A (ja) | 半導体メモリ装置およびその製造方法 | |
| US20060043496A1 (en) | Semiconductor device and method for fabricating the same | |
| US6313006B1 (en) | Method of field implantation |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060609 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060609 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080909 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20081014 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20081208 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20091020 |