JP2000149570A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2000149570A5 JP2000149570A5 JP1998320205A JP32020598A JP2000149570A5 JP 2000149570 A5 JP2000149570 A5 JP 2000149570A5 JP 1998320205 A JP1998320205 A JP 1998320205A JP 32020598 A JP32020598 A JP 32020598A JP 2000149570 A5 JP2000149570 A5 JP 2000149570A5
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- input
- node
- semiconductor
- logic circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 description 23
- 230000000295 complement effect Effects 0.000 description 4
- 230000005669 field effect Effects 0.000 description 4
- 230000004913 activation Effects 0.000 description 2
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP32020598A JP4365911B2 (ja) | 1998-11-11 | 1998-11-11 | 半導体集積回路 |
| US09/437,268 US6369617B1 (en) | 1998-11-11 | 1999-11-10 | Semiconductor integrated circuit and semiconductor logic circuit used in the integrated circuit |
| US09/840,190 US6677782B2 (en) | 1998-11-11 | 2001-04-24 | Semiconductor integrated circuit and semiconductor logic circuit used in the integrated circuit |
| US10/230,295 US20020196053A1 (en) | 1998-11-11 | 2002-08-29 | Semiconductor integrated circuit and semiconductor logic circuit used in the integrated circuit |
| US10/754,596 US6998878B2 (en) | 1998-11-11 | 2004-01-12 | Semiconductor integrated circuit and semiconductor logic circuit used in the integrated circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP32020598A JP4365911B2 (ja) | 1998-11-11 | 1998-11-11 | 半導体集積回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2000149570A JP2000149570A (ja) | 2000-05-30 |
| JP2000149570A5 true JP2000149570A5 (enExample) | 2005-12-22 |
| JP4365911B2 JP4365911B2 (ja) | 2009-11-18 |
Family
ID=18118894
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP32020598A Expired - Fee Related JP4365911B2 (ja) | 1998-11-11 | 1998-11-11 | 半導体集積回路 |
Country Status (2)
| Country | Link |
|---|---|
| US (4) | US6369617B1 (enExample) |
| JP (1) | JP4365911B2 (enExample) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4365911B2 (ja) * | 1998-11-11 | 2009-11-18 | 株式会社日立製作所 | 半導体集積回路 |
| KR100379542B1 (ko) * | 2000-11-23 | 2003-04-10 | 주식회사 하이닉스반도체 | 반도체 메모리소자의 테스트장치 |
| US6980843B2 (en) * | 2003-05-21 | 2005-12-27 | Stereotaxis, Inc. | Electrophysiology catheter |
| KR20060124628A (ko) * | 2003-12-26 | 2006-12-05 | 로무 가부시키가이샤 | 감시 회로 |
| US7176725B2 (en) * | 2005-02-04 | 2007-02-13 | International Business Machines Corporation | Fast pulse powered NOR decode apparatus for semiconductor devices |
| US7342846B2 (en) * | 2005-07-22 | 2008-03-11 | Lattice Semiconductor Corporation | Address decoding systems and methods |
| JP5034233B2 (ja) * | 2005-12-28 | 2012-09-26 | 富士通株式会社 | アドレスデコーダ,記憶装置,処理装置及び記憶装置におけるアドレスデコード方法 |
| US7848173B1 (en) | 2006-10-17 | 2010-12-07 | Marvell International Ltd. | Address decoder |
| US8324932B2 (en) * | 2010-11-23 | 2012-12-04 | Oracle International Corporation | High-speed static XOR circuit |
| US12260900B2 (en) * | 2022-06-24 | 2025-03-25 | Changxin Memory Technologies, Inc. | In-memory computing circuit and method, and semiconductor memory |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5843836B2 (ja) * | 1979-12-21 | 1983-09-29 | 富士通株式会社 | デコ−ダ回路 |
| US5291076A (en) | 1992-08-31 | 1994-03-01 | Motorola, Inc. | Decoder/comparator and method of operation |
| JP3192010B2 (ja) * | 1992-11-27 | 2001-07-23 | 株式会社日立製作所 | デコード回路 |
| US5373203A (en) | 1993-04-05 | 1994-12-13 | Motorola, Inc. | Decoder and latching circuit with differential outputs |
| US5640108A (en) * | 1995-06-07 | 1997-06-17 | International Business Machines Corporation | Single stage dynamic receiver/decoder |
| TW373174B (en) * | 1996-09-20 | 1999-11-01 | Hitachi Ltd | Simultaneous semiconductor logical circuit |
| JP3178383B2 (ja) | 1996-09-20 | 2001-06-18 | 株式会社日立製作所 | 同期型半導体論理回路 |
| JP4365911B2 (ja) * | 1998-11-11 | 2009-11-18 | 株式会社日立製作所 | 半導体集積回路 |
-
1998
- 1998-11-11 JP JP32020598A patent/JP4365911B2/ja not_active Expired - Fee Related
-
1999
- 1999-11-10 US US09/437,268 patent/US6369617B1/en not_active Expired - Fee Related
-
2001
- 2001-04-24 US US09/840,190 patent/US6677782B2/en not_active Expired - Lifetime
-
2002
- 2002-08-29 US US10/230,295 patent/US20020196053A1/en not_active Abandoned
-
2004
- 2004-01-12 US US10/754,596 patent/US6998878B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100226177B1 (ko) | 용량성 부하 구동용 로우-하이 전압 cmos 구동기 회로 | |
| US5999033A (en) | Low-to-high voltage CMOS driver circuit for driving capacitive loads | |
| JPH11163644A5 (enExample) | ||
| JP2000306382A5 (enExample) | ||
| KR930003540A (ko) | 노이즈가 억제되는 데이타 출력 버퍼 | |
| KR920015365A (ko) | 입출력 버퍼회로 | |
| TW353247B (en) | Output buffer device | |
| JP2000149570A5 (enExample) | ||
| KR950007285A (ko) | 플립플롭형 증폭 회로 | |
| JPH0435224A (ja) | 半導体装置 | |
| KR910002127A (ko) | 전원절환회로 | |
| KR910013279A (ko) | 감지 증폭기 및 이에 의한 방법 | |
| KR970012752A (ko) | 반도체 집적회로 | |
| KR960012017A (ko) | 반도체 메모리장치의 워드라인드라이버 | |
| JPH03142788A (ja) | 半導体メモリ用センスアンプ回路 | |
| JPH10233678A5 (enExample) | ||
| TW348310B (en) | Semiconductor integrated circuit | |
| JPH10200817A5 (enExample) | ||
| JPS59200524A (ja) | Cmosマルチプレクサ | |
| JPH0834425B2 (ja) | スイッチング制御装置 | |
| KR970076895A (ko) | 소형 메모리 셀 구동 회로를 갖는 반도체 메모리 장치 | |
| JPH0677408A (ja) | 集積化磁気センサによる集積回路のモード設定方式 | |
| KR970055448A (ko) | 출력구동회로 | |
| KR20000041580A (ko) | Cke 입력버퍼 | |
| JPH05206832A (ja) | 出力バッファ回路 |