FR2598557B1 - Procede de fabrication d'une region d'isolation d'element d'un dispositif a semi-conducteurs - Google Patents
Procede de fabrication d'une region d'isolation d'element d'un dispositif a semi-conducteursInfo
- Publication number
- FR2598557B1 FR2598557B1 FR878705903A FR8705903A FR2598557B1 FR 2598557 B1 FR2598557 B1 FR 2598557B1 FR 878705903 A FR878705903 A FR 878705903A FR 8705903 A FR8705903 A FR 8705903A FR 2598557 B1 FR2598557 B1 FR 2598557B1
- Authority
- FR
- France
- Prior art keywords
- manufacturing
- semiconductor device
- isolation region
- member isolation
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76229—Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76232—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls
- H01L21/76235—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls trench shape altered by a local oxidation of silicon process step, e.g. trench corner rounding by LOCOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76237—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials introducing impurities in trench side or bottom walls, e.g. for forming channel stoppers or alter isolation behavior
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Element Separation (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10596586 | 1986-05-09 | ||
JP22770986 | 1986-09-26 | ||
JP62053453A JPS63184352A (ja) | 1986-05-09 | 1987-03-09 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2598557A1 FR2598557A1 (fr) | 1987-11-13 |
FR2598557B1 true FR2598557B1 (fr) | 1990-03-30 |
Family
ID=27294953
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR878705903A Expired - Lifetime FR2598557B1 (fr) | 1986-05-09 | 1987-04-27 | Procede de fabrication d'une region d'isolation d'element d'un dispositif a semi-conducteurs |
Country Status (6)
Country | Link |
---|---|
DE (1) | DE3715092A1 (de) |
FR (1) | FR2598557B1 (de) |
GB (1) | GB2190241B (de) |
HK (1) | HK28791A (de) |
NL (1) | NL190591C (de) |
SG (1) | SG60090G (de) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IT1189143B (it) * | 1986-05-16 | 1988-01-28 | Sgs Microelettronica Spa | Procedimento per la realizzazione dell'isolamento di circuiti integrati a elevatissima scala d'integrazione,in particolare in tecnologia mos e cmos |
JPH0442948A (ja) * | 1990-06-06 | 1992-02-13 | Mitsubishi Electric Corp | 半導体装置の製造方法 |
KR920020676A (ko) * | 1991-04-09 | 1992-11-21 | 김광호 | 반도체 장치의 소자분리 방법 |
JPH0574927A (ja) * | 1991-09-13 | 1993-03-26 | Nec Corp | 半導体装置の製造方法 |
KR0147630B1 (ko) * | 1995-04-21 | 1998-11-02 | 김광호 | 반도체 장치의 소자분리방법 |
KR980006053A (ko) * | 1996-06-26 | 1998-03-30 | 문정환 | 반도체장치의 격리막 형성방법 |
CN102683290A (zh) * | 2011-03-08 | 2012-09-19 | 无锡华润上华半导体有限公司 | Rom器件及其制造方法 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL170348C (nl) * | 1970-07-10 | 1982-10-18 | Philips Nv | Werkwijze voor het vervaardigen van een halfgeleiderinrichting, waarbij op een oppervlak van een halfgeleiderlichaam een tegen dotering en tegen thermische oxydatie maskerend masker wordt aangebracht, de door de vensters in het masker vrijgelaten delen van het oppervlak worden onderworpen aan een etsbehandeling voor het vormen van verdiepingen en het halfgeleiderlichaam met het masker wordt onderworpen aan een thermische oxydatiebehandeling voor het vormen van een oxydepatroon dat de verdiepingen althans ten dele opvult. |
JPS5578540A (en) * | 1978-12-08 | 1980-06-13 | Hitachi Ltd | Manufacture of semiconductor device |
US4238278A (en) * | 1979-06-14 | 1980-12-09 | International Business Machines Corporation | Polycrystalline silicon oxidation method for making shallow and deep isolation trenches |
JPS5694646A (en) * | 1979-12-28 | 1981-07-31 | Fujitsu Ltd | Forming method for oxidized film |
JPS5694647A (en) * | 1979-12-28 | 1981-07-31 | Fujitsu Ltd | Forming method for oxidized film |
US4394196A (en) * | 1980-07-16 | 1983-07-19 | Tokyo Shibaura Denki Kabushiki Kaisha | Method of etching, refilling and etching dielectric grooves for isolating micron size device regions |
JPS5893342A (ja) * | 1981-11-30 | 1983-06-03 | Toshiba Corp | 半導体装置の製造方法 |
US4435446A (en) * | 1982-11-15 | 1984-03-06 | Hewlett-Packard Company | Edge seal with polysilicon in LOCOS process |
JPS6054453A (ja) * | 1983-09-05 | 1985-03-28 | Oki Electric Ind Co Ltd | 半導体集積回路装置の製造方法 |
-
1987
- 1987-04-27 FR FR878705903A patent/FR2598557B1/fr not_active Expired - Lifetime
- 1987-04-30 GB GB8710281A patent/GB2190241B/en not_active Expired
- 1987-05-06 DE DE19873715092 patent/DE3715092A1/de active Granted
- 1987-05-08 NL NL8701087A patent/NL190591C/xx not_active IP Right Cessation
-
1990
- 1990-07-19 SG SG60090A patent/SG60090G/en unknown
-
1991
- 1991-04-18 HK HK287/91A patent/HK28791A/xx not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
DE3715092A1 (de) | 1987-11-12 |
SG60090G (en) | 1990-09-07 |
GB2190241B (en) | 1989-12-13 |
GB8710281D0 (en) | 1987-06-03 |
NL8701087A (nl) | 1987-12-01 |
HK28791A (en) | 1991-04-26 |
NL190591C (nl) | 1994-05-02 |
DE3715092C2 (de) | 1993-07-29 |
NL190591B (nl) | 1993-12-01 |
FR2598557A1 (fr) | 1987-11-13 |
GB2190241A (en) | 1987-11-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR2483127B1 (fr) | Procede de fabrication d'un dispositif semi-conducteur | |
FR2604562B1 (fr) | Dispositif semi-conducteur silicium-sur-isolant et procede de fabrication | |
FR2558989B1 (fr) | Procede et dispositif d'integration de circuits au niveau d'une tranche de semi-conducteur | |
KR860002862A (ko) | 반도체장치의 제조방법 | |
FR2524201B1 (fr) | Procede de fabrication d'un dispositif semi-conducteur du type multicouche | |
KR880701023A (ko) | 반도체 장치 제조 방법 | |
KR880004552A (ko) | 반도체장치 제조방법 | |
IT8922268A0 (it) | Apparecchiatura per impedire l'annebbiamento di un wafer di semi-conduttore | |
FR2525388B1 (fr) | Procede de fabrication d'un circuit integre planaire | |
KR880006786A (ko) | 반도체장치의 제조방법 | |
FR2462023B1 (fr) | Procede de fabrication d'un dispositif semi-conducteur | |
FR2553576B1 (fr) | Dispositif a circuits integres a semi-conducteurs et procede de fabrication d'un tel dispositif | |
FR2566584B1 (fr) | Procede de fabrication d'un dispositif a semi-conducteurs avec subdivision d'une pellicule semi-conductrice dudit dispositif possedant une pluralite de regions de conversion photoelectrique | |
KR880701457A (ko) | 반도체 장치 제조 방법 | |
KR860005437A (ko) | 반도체장치의 제조방법 | |
KR880701459A (ko) | 실리콘 웨이퍼에 바이어스를 형성하기 위한 플래너공정 | |
KR880008418A (ko) | 반도체장치의 제조방법 | |
FR2571542B1 (fr) | Procede de realisation d'un dispositif semiconducteur incluant l'action de plasma | |
FR2598557B1 (fr) | Procede de fabrication d'une region d'isolation d'element d'un dispositif a semi-conducteurs | |
ES543020A0 (es) | Un metodo de fabricar un dispositivo semiconductor | |
FR2560436B1 (fr) | Procede de fabrication d'un dispositif a semi-conducteur comportant un film monocristallin sur un isolant | |
FR2625037B1 (fr) | Procede de fabrication d'un circuit integre a base de silicium | |
FR2582446B1 (fr) | Dispositif semi-conducteur photosensible et procede de fabrication d'un tel procede | |
DE3883809D1 (de) | Direkt-Temperaturkontrolle eines Wafers. | |
FR2601739B1 (fr) | Dispositif antivibratoire antichocs et procede de fabrication d'un tel dispositif |