NL190591C - Werkwijze voor het vervaardigen van een halfgeleiderinrichting welke een element-isolerend gebied op een halfgeleidersubstraat omvat. - Google Patents

Werkwijze voor het vervaardigen van een halfgeleiderinrichting welke een element-isolerend gebied op een halfgeleidersubstraat omvat.

Info

Publication number
NL190591C
NL190591C NL8701087A NL8701087A NL190591C NL 190591 C NL190591 C NL 190591C NL 8701087 A NL8701087 A NL 8701087A NL 8701087 A NL8701087 A NL 8701087A NL 190591 C NL190591 C NL 190591C
Authority
NL
Netherlands
Prior art keywords
manufacturing
insulating region
semiconductor device
element insulating
semiconductor substrate
Prior art date
Application number
NL8701087A
Other languages
English (en)
Other versions
NL8701087A (nl
NL190591B (nl
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP62053453A external-priority patent/JPS63184352A/ja
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Publication of NL8701087A publication Critical patent/NL8701087A/nl
Publication of NL190591B publication Critical patent/NL190591B/nl
Application granted granted Critical
Publication of NL190591C publication Critical patent/NL190591C/nl

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76229—Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76232—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls
    • H01L21/76235—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls trench shape altered by a local oxidation of silicon process step, e.g. trench corner rounding by LOCOS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76237—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials introducing impurities in trench side or bottom walls, e.g. for forming channel stoppers or alter isolation behavior

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
NL8701087A 1986-05-09 1987-05-08 Werkwijze voor het vervaardigen van een halfgeleiderinrichting welke een element-isolerend gebied op een halfgeleidersubstraat omvat. NL190591C (nl)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
JP10596586 1986-05-09
JP10596586 1986-05-09
JP22770986 1986-09-26
JP22770986 1986-09-26
JP62053453A JPS63184352A (ja) 1986-05-09 1987-03-09 半導体装置の製造方法
JP5345387 1987-03-09

Publications (3)

Publication Number Publication Date
NL8701087A NL8701087A (nl) 1987-12-01
NL190591B NL190591B (nl) 1993-12-01
NL190591C true NL190591C (nl) 1994-05-02

Family

ID=27294953

Family Applications (1)

Application Number Title Priority Date Filing Date
NL8701087A NL190591C (nl) 1986-05-09 1987-05-08 Werkwijze voor het vervaardigen van een halfgeleiderinrichting welke een element-isolerend gebied op een halfgeleidersubstraat omvat.

Country Status (6)

Country Link
DE (1) DE3715092A1 (nl)
FR (1) FR2598557B1 (nl)
GB (1) GB2190241B (nl)
HK (1) HK28791A (nl)
NL (1) NL190591C (nl)
SG (1) SG60090G (nl)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1189143B (it) * 1986-05-16 1988-01-28 Sgs Microelettronica Spa Procedimento per la realizzazione dell'isolamento di circuiti integrati a elevatissima scala d'integrazione,in particolare in tecnologia mos e cmos
JPH0442948A (ja) * 1990-06-06 1992-02-13 Mitsubishi Electric Corp 半導体装置の製造方法
KR920020676A (ko) * 1991-04-09 1992-11-21 김광호 반도체 장치의 소자분리 방법
JPH0574927A (ja) * 1991-09-13 1993-03-26 Nec Corp 半導体装置の製造方法
KR0147630B1 (ko) * 1995-04-21 1998-11-02 김광호 반도체 장치의 소자분리방법
KR980006053A (ko) * 1996-06-26 1998-03-30 문정환 반도체장치의 격리막 형성방법
CN102683290A (zh) * 2011-03-08 2012-09-19 无锡华润上华半导体有限公司 Rom器件及其制造方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL170348C (nl) * 1970-07-10 1982-10-18 Philips Nv Werkwijze voor het vervaardigen van een halfgeleiderinrichting, waarbij op een oppervlak van een halfgeleiderlichaam een tegen dotering en tegen thermische oxydatie maskerend masker wordt aangebracht, de door de vensters in het masker vrijgelaten delen van het oppervlak worden onderworpen aan een etsbehandeling voor het vormen van verdiepingen en het halfgeleiderlichaam met het masker wordt onderworpen aan een thermische oxydatiebehandeling voor het vormen van een oxydepatroon dat de verdiepingen althans ten dele opvult.
JPS5578540A (en) * 1978-12-08 1980-06-13 Hitachi Ltd Manufacture of semiconductor device
US4238278A (en) * 1979-06-14 1980-12-09 International Business Machines Corporation Polycrystalline silicon oxidation method for making shallow and deep isolation trenches
JPS5694646A (en) * 1979-12-28 1981-07-31 Fujitsu Ltd Forming method for oxidized film
JPS5694647A (en) * 1979-12-28 1981-07-31 Fujitsu Ltd Forming method for oxidized film
US4394196A (en) * 1980-07-16 1983-07-19 Tokyo Shibaura Denki Kabushiki Kaisha Method of etching, refilling and etching dielectric grooves for isolating micron size device regions
JPS5893342A (ja) * 1981-11-30 1983-06-03 Toshiba Corp 半導体装置の製造方法
US4435446A (en) * 1982-11-15 1984-03-06 Hewlett-Packard Company Edge seal with polysilicon in LOCOS process
JPS6054453A (ja) * 1983-09-05 1985-03-28 Oki Electric Ind Co Ltd 半導体集積回路装置の製造方法

Also Published As

Publication number Publication date
DE3715092A1 (de) 1987-11-12
GB8710281D0 (en) 1987-06-03
NL8701087A (nl) 1987-12-01
NL190591B (nl) 1993-12-01
HK28791A (en) 1991-04-26
FR2598557B1 (fr) 1990-03-30
FR2598557A1 (fr) 1987-11-13
GB2190241A (en) 1987-11-11
SG60090G (en) 1990-09-07
DE3715092C2 (nl) 1993-07-29
GB2190241B (en) 1989-12-13

Similar Documents

Publication Publication Date Title
NL189380C (nl) Halfgeleiderelement en werkwijze voor het vervaardigen ervan.
DE68916389D1 (de) Auf einer Halbleiterschicht gebildeter MOS-Feldeffekttransistor auf einem isolierenden Substrat.
KR880701023A (ko) 반도체 장치 제조 방법
KR880004552A (ko) 반도체장치 제조방법
NL188315C (nl) Geintegreerde halfgeleiderschakeling en werkwijze voor het vervaardigen van een geintegreerde halfgeleiderschakeling.
NL187508C (nl) Werkwijze voor het vervaardigen van halfgeleiderinrichtingen.
DE3879804D1 (de) Integrierte halbleiterschaltungsvorrichtung.
NL188550C (nl) Werkwijze voor het vervaardigen van een halfgeleidersubstraat.
KR920003832A (ko) 반도체 장치 제조 방법
KR870005450A (ko) 반도체층을 통한 전기적 단락이 없는 반도체 장치와 그 제조방법
KR900008644A (ko) 반도체 장치 제조 방법
KR860004457A (ko) 반도체 집적회로장치 및 그의 제조방법과 제조장치
KR900010950A (ko) 기판으로부터 전기절연된 반도체막의 제조방법
KR880701457A (ko) 반도체 장치 제조 방법
KR910003762A (ko) 게터링 시이트를 가진 절연체위에 반도체를 구비한 구조의 기판과 그 제조방법
DE3851204D1 (de) Herstellungsverfahren einer integrierten Halbleiterschaltungsanordnung.
NL193393B (nl) Werkwijze voor de vervaardiging van een halfgeleiderinrichting.
NL190388C (nl) Werkwijze voor het vervaardigen van een halfgeleiderinrichting en halfgeleiderinrichting.
NL7902247A (nl) Metaal-isolator-halfgeleidertype halfgeleiderinrich- ting en werkwijze voor het vervaardigen ervan.
NL189634C (nl) Werkwijze voor het vervaardigen van een halfgeleidersubstraat.
IT8323707A0 (it) Substrato di cablaggio, procedimento per la sua fabbricazione, e dispositivo a semiconduttore utilizzante il substrato stesso.
NL190591C (nl) Werkwijze voor het vervaardigen van een halfgeleiderinrichting welke een element-isolerend gebied op een halfgeleidersubstraat omvat.
KR860005450A (ko) 반도체 집적 회로장치 및 그의 제조방법
NL190254C (nl) Halfgeleiderinrichting met geisoleerd gebied en werkwijze voor het vervaardigen daarvan.
DE3867587D1 (de) Halbleiterschaltungsvorrichtung.

Legal Events

Date Code Title Description
BA A request for search or an international-type search has been filed
BT A document has been added to the application laid open to public inspection
BB A search report has been drawn up
BC A request for examination has been filed
V4 Lapsed because of reaching the maximum lifetime of a patent

Effective date: 20070508