KR900010950A - 기판으로부터 전기절연된 반도체막의 제조방법 - Google Patents

기판으로부터 전기절연된 반도체막의 제조방법

Info

Publication number
KR900010950A
KR900010950A KR1019890017960A KR890017960A KR900010950A KR 900010950 A KR900010950 A KR 900010950A KR 1019890017960 A KR1019890017960 A KR 1019890017960A KR 890017960 A KR890017960 A KR 890017960A KR 900010950 A KR900010950 A KR 900010950A
Authority
KR
South Korea
Prior art keywords
substrate
manufacturing
semiconductor film
electrically insulating
insulating semiconductor
Prior art date
Application number
KR1019890017960A
Other languages
English (en)
Other versions
KR930004714B1 (ko
Inventor
다까시 에시다
Original Assignee
후지쓰 가부시끼가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 후지쓰 가부시끼가이샤 filed Critical 후지쓰 가부시끼가이샤
Publication of KR900010950A publication Critical patent/KR900010950A/ko
Application granted granted Critical
Publication of KR930004714B1 publication Critical patent/KR930004714B1/ko

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/1608—Silicon carbide
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/7602—Making of isolation regions between components between components manufactured in an active substrate comprising SiC compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/8213—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using SiC technology
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
    • H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/135—Removal of substrate
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/931—Silicon carbide semiconductor

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)
  • Recrystallisation Techniques (AREA)
KR1019890017960A 1988-12-06 1989-12-05 기판으로부터 전기절연된 반도체막의 제조방법 KR930004714B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP88-309070 1988-12-06
JP63309070A JP2680083B2 (ja) 1988-12-06 1988-12-06 半導体基板及びその製造方法

Publications (2)

Publication Number Publication Date
KR900010950A true KR900010950A (ko) 1990-07-11
KR930004714B1 KR930004714B1 (ko) 1993-06-03

Family

ID=17988521

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890017960A KR930004714B1 (ko) 1988-12-06 1989-12-05 기판으로부터 전기절연된 반도체막의 제조방법

Country Status (5)

Country Link
US (1) US4997787A (ko)
EP (1) EP0372412B1 (ko)
JP (1) JP2680083B2 (ko)
KR (1) KR930004714B1 (ko)
DE (1) DE68921559T2 (ko)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0574669A (ja) * 1991-09-18 1993-03-26 Rohm Co Ltd 半導体装置の製造方法
JP3058954B2 (ja) * 1991-09-24 2000-07-04 ローム株式会社 絶縁層の上に成長層を有する半導体装置の製造方法
US6344663B1 (en) 1992-06-05 2002-02-05 Cree, Inc. Silicon carbide CMOS devices
US5581712A (en) * 1994-11-17 1996-12-03 Intel Corporation Method and apparatus for managing live insertion of CPU and I/O boards into a computer system
US5563428A (en) * 1995-01-30 1996-10-08 Ek; Bruce A. Layered structure of a substrate, a dielectric layer and a single crystal layer
US6303508B1 (en) 1999-12-16 2001-10-16 Philips Electronics North America Corporation Superior silicon carbide integrated circuits and method of fabricating
EP2088627B1 (en) * 2001-05-25 2012-07-04 Mitsubishi Denki Kabushiki Kaisha Power semiconductor device
WO2005020320A1 (ja) * 2003-08-22 2005-03-03 The Kansai Electric Power Co., Inc. 半導体装置及びその製造方法、この半導体装置を用いた電力変換装置
JP2006237125A (ja) * 2005-02-23 2006-09-07 Kansai Electric Power Co Inc:The バイポーラ型半導体装置の運転方法およびバイポーラ型半導体装置
EP2674966B1 (en) 2006-06-29 2019-10-23 Cree, Inc. Silicon carbide switching devices including P-type channels
US8432012B2 (en) 2006-08-01 2013-04-30 Cree, Inc. Semiconductor devices including schottky diodes having overlapping doped regions and methods of fabricating same
US7728402B2 (en) 2006-08-01 2010-06-01 Cree, Inc. Semiconductor devices including schottky diodes with controlled breakdown
EP2052414B1 (en) 2006-08-17 2016-03-30 Cree, Inc. High power insulated gate bipolar transistors
US8835987B2 (en) 2007-02-27 2014-09-16 Cree, Inc. Insulated gate bipolar transistors including current suppressing layers
US8294507B2 (en) 2009-05-08 2012-10-23 Cree, Inc. Wide bandgap bipolar turn-off thyristor having non-negative temperature coefficient and related control circuits
US8629509B2 (en) 2009-06-02 2014-01-14 Cree, Inc. High voltage insulated gate bipolar transistors with minority carrier diverter
US8193848B2 (en) 2009-06-02 2012-06-05 Cree, Inc. Power switching devices having controllable surge current capabilities
US8541787B2 (en) 2009-07-15 2013-09-24 Cree, Inc. High breakdown voltage wide band-gap MOS-gated bipolar junction transistors with avalanche capability
US8354690B2 (en) 2009-08-31 2013-01-15 Cree, Inc. Solid-state pinch off thyristor circuits
US9117739B2 (en) 2010-03-08 2015-08-25 Cree, Inc. Semiconductor devices with heterojunction barrier regions and methods of fabricating same
US8415671B2 (en) 2010-04-16 2013-04-09 Cree, Inc. Wide band-gap MOSFETs having a heterojunction under gate trenches thereof and related methods of forming such devices
US9142662B2 (en) 2011-05-06 2015-09-22 Cree, Inc. Field effect transistor devices with low source resistance
US9029945B2 (en) 2011-05-06 2015-05-12 Cree, Inc. Field effect transistor devices with low source resistance
US9640617B2 (en) 2011-09-11 2017-05-02 Cree, Inc. High performance power module
EP2754177A1 (en) 2011-09-11 2014-07-16 Cree, Inc. High current density power module comprising transistors with improved layout
US9373617B2 (en) 2011-09-11 2016-06-21 Cree, Inc. High current, low switching loss SiC power module
US10120424B2 (en) * 2017-01-19 2018-11-06 Intel Corporation Conductive stress-relief washers in microelectronic assemblies

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1439822A (en) * 1973-02-06 1976-06-16 Standard Telephones Cables Ltd Gallium arsenide photocathodes
US4142925A (en) * 1978-04-13 1979-03-06 The United States Of America As Represented By The Secretary Of The Army Method of making silicon-insulator-polysilicon infrared image device utilizing epitaxial deposition and selective etching
US4512825A (en) * 1983-04-12 1985-04-23 The United States Of America As Represented By The Secretary Of The Navy Recovery of fragile layers produced on substrates by chemical vapor deposition
WO1987006060A1 (en) * 1986-03-28 1987-10-08 Fairchild Semiconductor Corporation Method for joining two or more wafers and the resulting structure
US4891329A (en) * 1988-11-29 1990-01-02 University Of North Carolina Method of forming a nonsilicon semiconductor on insulator structure

Also Published As

Publication number Publication date
DE68921559D1 (de) 1995-04-13
JP2680083B2 (ja) 1997-11-19
KR930004714B1 (ko) 1993-06-03
EP0372412A1 (en) 1990-06-13
JPH02154417A (ja) 1990-06-13
US4997787A (en) 1991-03-05
EP0372412B1 (en) 1995-03-08
DE68921559T2 (de) 1995-11-02

Similar Documents

Publication Publication Date Title
KR900010950A (ko) 기판으로부터 전기절연된 반도체막의 제조방법
DE3071589D1 (en) Method for forming an insulating film on a semiconductor substrate surface
KR850004353A (ko) 반도체 집적회로 장치의 제조방법
DE69738278D1 (de) Herstellungsverfahren von einem dünnen Halbleiterfilm, der elektronische Anordnungen enthält
KR910017562A (ko) 반도체 기판에 형성된 절연체를 평탄화시키는 방법 및 장치
DE69111929T2 (de) Halbleiteranordnung auf einem dielektrischen isolierten Substrat.
KR890004408A (ko) 반도체장치 제조시에 기판상에 형성되는 레지스트층의 애슁법
KR920003834A (ko) 반도체 집적회로 장치의 제어방법
KR900008918A (ko) 배선기판과 그 제조방법, 박막 캐리어, 반도체 장치 및 그 장착구조와 반도체 장치장착 방법
DE68923894D1 (de) Halbleitersubstrat mit dielektrischer Isolierung.
KR890015366A (ko) 반도체 박막형성법
KR910003762A (ko) 게터링 시이트를 가진 절연체위에 반도체를 구비한 구조의 기판과 그 제조방법
KR860005566A (ko) 기판에 도전회로를 형성하는 방법
AU583423B2 (en) Semiconductor device free from the electrical shortage through a semiconductor layer and method for manufacturing same
JPS56140646A (en) Method of manufacturing semiconductor circuit on semiconductor silicon substrate
KR870005450A (ko) 반도체층을 통한 전기적 단락이 없는 반도체 장치와 그 제조방법
KR890016649A (ko) 박막 저항 소자를 가진 반도체 장치 제조 방법
KR860008699A (ko) 마이크로 전자회로를 위한 세라믹 기판의 제조방법
KR900008697A (ko) 반도체 웨이퍼 제조방법
FR2638893B1 (fr) Substrat electriquement isolant
EP0042175A3 (en) Semiconductor device having a semiconductor layer formed on an insulating substrate and method for making the same
KR870004737A (ko) 두꺼운 필름의 전기 성분 제조 공정
FR2572219B1 (fr) Procede de fabrication de circuits integres sur substrat isolant
EP0424638A3 (en) Fabrication of a semiconductor device including a step for prodiving a layer of insulating material formed from an organo-silica sol
NL190591C (nl) Werkwijze voor het vervaardigen van een halfgeleiderinrichting welke een element-isolerend gebied op een halfgeleidersubstraat omvat.

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20030523

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee