EP1514297A2 - Procede de realisation par epitaxie d un film de nitrure de gallium separe de son substrat - Google Patents

Procede de realisation par epitaxie d un film de nitrure de gallium separe de son substrat

Info

Publication number
EP1514297A2
EP1514297A2 EP03755219A EP03755219A EP1514297A2 EP 1514297 A2 EP1514297 A2 EP 1514297A2 EP 03755219 A EP03755219 A EP 03755219A EP 03755219 A EP03755219 A EP 03755219A EP 1514297 A2 EP1514297 A2 EP 1514297A2
Authority
EP
European Patent Office
Prior art keywords
gan
substrate
layer
epitaxy
deposition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP03755219A
Other languages
German (de)
English (en)
French (fr)
Inventor
Hacène Lahreche
Gilles La Closerie Marina - Bât. A Nataf
Bernard Beaumont
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Luxium Solutions SAS
Original Assignee
Lumilog SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lumilog SA filed Critical Lumilog SA
Publication of EP1514297A2 publication Critical patent/EP1514297A2/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/0242Crystalline insulating materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02455Group 13/15 materials
    • H01L21/02458Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/0254Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/0257Doping during depositing
    • H01L21/02573Conductivity type
    • H01L21/02579P-type
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02636Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H01L21/02639Preparation of substrate for selective deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76248Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using lateral overgrowth techniques, i.e. ELO techniques
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L33/00Semiconductor devices having potential barriers specially adapted for light emission; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L33/005Processes
    • H01L33/0093Wafer bonding; Removal of the growth substrate
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S117/00Single-crystal, oriented-crystal, and epitaxy growth processes; non-coating apparatus therefor
    • Y10S117/915Separating from substrate

Definitions

  • the present invention relates to the production of gallium nitride (GaN) films by epitaxy with reduced defect densities.
  • Nichia produced a laser diode from III-V nitrides. Such a result showed that one could obtain a laser emission in a heteroepitaxial structure where the density of dislocations obtain a laser emission during 10000 hours provided that it reached 10 8 to 10 10 cm "2.
  • Nichia demonstrated that the structure could be provided with a layer of good quality GaN. These were GaN layers developed using ELO (Epitaxial Lateral Overgrowth) lateral overgrowth technology.
  • the nitride-based components III-V are produced by heteroepitaxy on substrates such as sapphire, SiC,
  • the sapphire commonly used as a substrate does not have a cleavage plane, which implies that in a laser diode structure with based on GaN epitaxied on sapphire, it is difficult to manufacture reflective facets.
  • a substrate such as sapphire exhibiting both a lattice parameter disaggregation and a thermal expansion coefficient is responsible for the very high dislocation density in the heteroepitaxial layers of GaN / sapphire.
  • a known variant of growth technology is based on vapor phase epitaxy by organometallic pyrolysis (EPVOM) according to a process which is now well established (on sapphire): treatment of the surface of the sapphire, nucleation at low temperature of a layer of GaN or AIN, annealed to the final growth temperature of this nucleation layer and high temperature growth of GaN (1000-1100 ° C).
  • EVOM organometallic pyrolysis
  • the nucleation layer at low temperature is no longer necessary, a layer of AIN at high temperature is first produced before the deposition of GaN.
  • the density of dislocations remains appreciably of the order of approximately 5 ⁇ 10 8 cm "2 .
  • dislocations the density of extended defects: dislocations, stacking faults, inversion domains, nanotubes reaches 5.10 8 cm “2.
  • Dislocations propagate in the direction of growth and emerge on the surface where they can be identified by atomic force microscopy (AFM) or cathodoluminescence (CL). These dislocations are harmful from several points of view.
  • AFM atomic force microscopy
  • CL cathodoluminescence
  • the dislocations disrupt the ordering of the MQWs and cause a non-homogeneous light emission.
  • the metals used for ohmic contacts can also diffuse through these dislocations and nanotubes.
  • the overgrowth by lateral epitaxy (ELO) with numerous variants constitutes one of the most relevant methods for reducing the density of dislocations by several orders of magnitude, that is to say less than about 10 7 cm "2 .
  • GaN single crystals can be obtained by growth in solution at high temperature (1800K) under hydrostatic pressure (1.5 GPa). But, although of very good crystalline quality (density of dislocations less than 10 4 cm "2 ), the surface of these crystals does not exceed 1 cm 2 and the mode of production does not meet global needs.
  • the drawback remains that the density of dislocations is around 10 7 cm "2. More precisely, a very thick layer (approximately 500 ⁇ m) is produced on sapphire by avoiding the formation of cracks. For thicknesses of this order, the density of dislocations decreases until around 10 7 cm “3 . Then, the substrate is separated either by mechanical abrasion or by laser separation (LLO).
  • LLO laser separation
  • ions are implanted by bombardment creating in the semiconductor, at a depth close to the average depth of penetration of these ions, a layer of microcavities (or bubbles).
  • a heat treatment of the semiconductor thus implanted produces a rearrangement of the structure, and the pressure induced by the microbubbles allows a separation of a thin film from the rest of the semiconductor.
  • the object of the invention is to propose a method for producing a GaN film separated from its substrate, which is simple, rapid and inexpensive, and which provides a GaN film of increased quality.
  • the GaN can be doped or not. Mention may in particular be made, as doping substances, of magnesium, zinc, beryllium, calcium, carbon, boron and silicon.
  • GaN film separated from its substrate or “self-supported GaN film” is used.
  • the subject of the invention is a method for producing a self-supported film of gallium nitride (GaN) from a substrate, by deposition of GaN by epitaxy, characterized in that the deposition of GaN comprises at minus a step of lateral epitaxial overgrowth (ELO) and in that it comprises a step of separation of a part of the GaN layer from its substrate by embrittlement by implantation of ions in the GaN layer directly.
  • the invention relates to a process for producing a gallium nitride (GaN) film as described above, characterized in that it comprises the following successive steps:
  • the step or steps of lateral epitaxial growth of GaN can be carried out in the vapor phase, for example using EPVOM, HVPE or even SVT or liquid (LPE) techniques.
  • This method makes it possible in particular to place the embrittlement zone in a precisely desired zone because the GaN deposited during the resumption of epitaxy does not hinder the implantation of ions.
  • This process also makes it possible to use the high temperatures of the resumption of epitaxy as being the useful heat treatment to ensure the rearrangement of the structure.
  • This process finally makes it possible to obtain spontaneous separation after the various epitaxy phases, and heat treatments, namely from the resumption of growth until cooling at the end of the resumption phase of epitaxy.
  • This method has the particular advantage of not requiring large doses of implantation ions but also of providing GaN films of homogeneous and controlled thickness, namely in particular very thin, of the order of 0.1 ⁇ m. .
  • the invention also relates to any GaN film capable of being obtained by this process.
  • the GaN film thus obtained can have a thickness varying from 100 to 5000 ⁇ m.
  • the GaN film obtained can have a thickness of at least 0.1 mm.
  • the range of thickness that can be targeted is therefore very wide.
  • gallium nitride films having a thickness of more than 50 ⁇ m; these films are part of the invention.
  • An optoelectronic component is also proposed, and in particular a laser diode, a UV light-emitting diode, a photodetector or a transistor, characterized in that it is provided with a GaN film capable of being obtained by the process of the invention.
  • the initial substrates can have a thickness of a few hundred micrometers, generally of the order of 200 ⁇ m and can be chosen from sapphire, ZnO, SiC, LiAI02, LiAI02, LiGa0 2 , MgAI0, Si, GaAs, AIN or GaN.
  • the substrates can be treated before any deposition of GaN by nitriding.
  • a lateral epitaxial overgrowth in the vapor phase is preferably carried out in order to minimize, from the start of the process of the invention, the defect density.
  • EPVOM a lateral epitaxial overgrowth in the vapor phase
  • the dielectric masks useful during step (i) can be made of silicon nitride (SiN), SiO 2 or W.
  • the dielectric is deposited according to techniques well known to those skilled in the art.
  • the prior deposition of the thin layer of GaN (before the deposition of the dielectric as a mask) can be preceded by the deposition of a nucleation layer by formation of a very thin film of silicon nitride so as to obtain spontaneous patterns or islands of GaN.
  • a nucleation layer by formation of a very thin film of silicon nitride so as to obtain spontaneous patterns or islands of GaN.
  • the step of etching a dielectric mask is eliminated by virtue of the spontaneous formation of GaN patterns in the form of islets, playing the same role. More precisely, this second alternative can be described as follows: The substrate is covered with a thickness of silicon nitride of the order of a few atomic planes, in other words of the order of 10 nm to 20 nm in thickness.
  • the deposition of SiN from silane and ammonia can last 360 seconds instead of 30, the SiN layer thus formed, is, as shown by the analysis in very high resolution electron microscopy presented in the aforementioned article, discontinuous; therefore, a SiN mask is formed spontaneously on a nanometric scale, which induces an ELO process.
  • a layer of GaN called a continuous buffer layer, is deposited. The thickness of this layer can be between 10 and 100 nm.
  • the temperature during this operation can be between 500 and 700 ° C.
  • An annealing is then carried out at high temperature between 900 and 1150 ° C.
  • the buffer layer is converted from a continuous layer to a discontinuous layer formed of GaN patterns, or in other words of GaN patterns in the form of islands.
  • the zones where the silicon nitride is exposed then function as a mask and the GaN patterns function as the GaN zones located in the openings made ex situ in the mask.
  • the implantation of ions during step (ii) can be implemented during a single step or successive steps.
  • the implantation energies can vary from 80 to 160 keV.
  • the implantation ions can be chosen from H + , ions of rare gases such as helium, neon, krypton and xenon as well as boron, which can be used alone or in combination. H + ions are preferred as implantation ions in the context of the present invention.
  • the temperature during implantation can vary between 4K and 1000K.
  • this temperature can be maintained at room temperature during the implantation of H + ions in a GaN layer.
  • the heat treatment temperature at which the crystal rearrangement takes place which corresponds to the temperature of the epitaxy, can vary from 900 to 1150 ° C.
  • dose of implantation ions when this is the H + ion, the preferred dose is between 10 16 and 10 17 H + cm "2 ions.
  • the implantation depth varies from 50 nm starting from from the free surface to the GaN / initial substrate interface.
  • the epitaxy recovery step (iii) can be implemented by epitaxy in EPVOM, HVPE, CSVT or even LPE (epitaxy in liquid phase - liquid epitaxy phase). We prefer during this step to implement HVPE technology.
  • the spontaneous separation in step (iv) takes place due to the thermal cycle (resumption of epitaxy at high temperature and cooling) which the layer of GaN ELO undergoes during step (iii) after implantation.
  • the thickness ratio of the layer and the substrate can preferably be greater than 0.5 for spontaneous separation.
  • Figure 1 is a representation of a first stage of two-stage lateral epitaxial overgrowth
  • FIG. 2 is a representation of a second step of this lateral epitaxial overgrowth
  • FIG. 3 is a representation of a step of implanting H + ions in an ELO layer
  • FIG. 4 is a representation of a step of resumption of epitaxy in HVPE; - Figure 5 is a representation of a spontaneous ELO layer separation step.
  • the first step consists of GaN growth by lateral epitaxial overgrowth on a sapphire substrate by EPVOM;
  • the second step consists of implanting hydrogen;
  • the third stage consists of a resumption of epitaxy in HVPE.
  • the first step is shown diagrammatically in FIGS. 1 and 2: after having epitaxied a layer of GaN, referenced 2, on a sapphire substrate, referenced 1, a deposition of SiN is carried out in situ (masks 3) then, on this dielectric layer, 3bis openings are etched by photolithography in well defined crystallographic directions [1-100] or [11-20] GaN. Finally, we resume growth which first gives a selective epitaxy 4.
  • This assembly formed by a GaN ELO 5 layer and the sapphire substrate 1 is implanted by H + ions (FIG. 3) so that a weakening zone 6 is created in the ELO layer 5 at a depth between 50 nm and 5 ⁇ m.
  • the ions are implanted at doses between 1 ⁇ 10 15 and 1 ⁇ 10 17 cm “2 .
  • the ELO 5 layer therefore constitutes a privileged cleavage zone.
  • This layer weakened by the implantation of H + is then taken up by HVPE epitaxy. More precisely, after implantation, the weakened but entire ELO structure is placed on the substrate holder of an HVPE reactor. 10 to 500 ⁇ m of GaN are deposited to form a layer 7 (FIG. 4).
  • HVPE technology is very widely documented and the resumption of epitaxy in HVPE is carried out here according to the state of the art.
  • a first effect is that the ELO 5 layer is thickened without losing its crystalline qualities (no new dislocation or crack is generated).
  • a second effect is that the dislocation density is further reduced when resuming epitaxy in HVPE, by a factor at least equal to 2.
  • a third effect is that the overall layer 5,7 thus obtained spontaneously separates from its initial substrate of sapphire 1 during thermal cycle which, because of the difference in thermal expansion coefficients of sapphire 1 and of the GaN layers 5, 7 generates constraints, and a self-supported GaN film 8 of ELO quality is thus obtained.
  • This self-supporting GaN film presents a surface where, as is common in HVPE, we observe growths in the form of hexagonal pyramids, and on a rear face, constituted by the fracture zone, we can indeed identify geometric patterns corresponding to the starting ELO structure.
  • An ELO quality self-supported GaN film was thus obtained, that is to say with a dislocation density of less than 10 7 cm "2 .
  • FIG. 6 shows the reflectivity curve measured in situ in real time during the growth of "spontaneous ELO" during step (i).
  • Snapshots (a), (b) and (c) are scanning electron microscopy images of the GaN islets ranging from their spontaneous formation to their coalescence. This particular embodiment is illustrated by example 2 below.
  • the GaN films obtained according to the process of the present invention can be polished and used as high quality films for the manufacture of GaN-based components (electronic or optoelectronic such as laser diodes, light emitting diodes, photodetectors, transistors ).
  • the subject of the invention is also the substrate after separation of the gallium nitride layer by implantation of ions, comprising part of the GaN directly deposited on the substrate during step (i) of the method according to the invention, as a new substrate which can be used for recovery by epitaxy of GaN.
  • the use of the substrate after separation of the gallium nitride layer by implantation of ions, comprising a part of the GaN directly deposited on the substrate during step (i) of the method according to the present invention, as a new substrate for a recovery by epitaxy of GaN also forms part of the invention.
  • a horizontal or vertical reactor is used for the EVPOM epitaxy.
  • a vertical reactor is used, with a cylindrical growth chamber 55 mm in diameter to receive a 2 "substrate.
  • a layer of GaN by EPVOM is deposited on a sapphire substrate with a thickness of 250 ⁇ m to 430 ⁇ m using a special procedure which makes it possible to spontaneously obtain islets by a treatment consisting in covering the substrate with a film of silicon nitride, of which the thickness is of the order of 0.1 nm.
  • a substrate, in particular made of sapphire is brought to a temperature of approximately 1050-1120 ° C. to be nitrided by exposure to a flow of NH 3 for approximately 10 minutes.
  • a very thin film of silicon nitride is formed on the surface, the film being obtained by reaction between NH 3 and silane SiH 4 for a time long enough to limit the thickness of the film to that of an atomic plane.
  • the operating conditions are as follows:
  • the gaseous vehicle is a mixture of nitrogen and hydrogen in equal proportions (4 sl / min).
  • the ammonia is introduced with a flow rate of 2 sl / min while the silane, in diluted form at 50 ppm in hydrogen, is introduced with a flow rate of 50 scc / min.
  • the typical reaction time between NH 3 and SiH 4 is of the order of 30 seconds. The successive stages are followed by laser reflectometry.
  • a layer of gallium nitride with a thickness of 20 to 30 nm is deposited on the dielectric film.
  • the precursor of gallium is trimethylgallium (TMGa).
  • TMGa trimethylgallium
  • the deposition layer is made at low temperature, of the order of 600 ° C.
  • patterns or islands of GaN of very good crystal quality are obtained and retaining an epitaxy relationship with the substrate thanks to the very thin thickness of the layer of silicon nitride.
  • the patterns or islands of GaN are isolated from each other by zones where the layer of silicon nitride is exposed.
  • the characteristic heights of the islands are of the order of 240 nm.
  • the zones where the silicon nitride layer is exposed function as a mask for ELO, and the patterns or islands of GaN as well spontaneously formed are analogous to point ELO patterns. Deposition of a thin layer of undoped gallium nitride prior to the ELO step
  • a thin layer of GaN 2 ⁇ m thick is deposited by vapor phase epitaxy by pyrolysis of organometallics.
  • the source of gallium is Trimethylgallium (TMGa) and the source of nitrogen is ammonia.
  • a thin layer of silicon nitride is deposited as a dielectric mask using SiH 4 and NH 3 with flow rates of 50 sccm and 2 slm respectively. Although extremely thin, this layer of SiN has proven to be a perfectly selective mask. Engraving by photolithography and reactive ion attack is then carried out to produce linear openings of 3 ⁇ m spaced 7 ⁇ m apart. The linear openings are advantageously oriented in the direction [10-10] of GaN, although the variant of the method described in this example can be carried out for other linear orientations, in particular [11-20].
  • Resumption by epitaxy on the cleared areas is carried out by GaN unintentionally doped under operating conditions such that the growth speed in the direction of the patterns sufficiently exceeds the growth speed in the direction normal to the inclined flanks of said patterns . Under such conditions, the growth anisotropy leads to the disappearance of the facet (0001).
  • the first phase of the implementation of the ELO process ends when the disappearance of the facet (0001) of the GaN pattern is ensured. At the end of the first step, the GaN patterns took the form of bands whose section is triangular.
  • the second stage of ELO consists of resuming epitaxy by modifying the growth conditions to change the growth anisotropy so that it becomes favorable for the planerization of GaN patterns.
  • the GaN patterns develop with an expansion of the facet (0001) (which reappears at the top of each pattern) while the surface of the lateral facets decreases.
  • the second step ends when the sides have disappeared, the upper surface of the deposit formed by the coalesced patterns is flat.
  • This structure is implanted by H + ions in a step (ii) and taken up in HVPE as follows:
  • the ELO layer After having undergone implantation of hydrogen ions in doses of between 1 ⁇ 10 15 and 1 ⁇ 10 17 cm 2 , the ELO layer is reused as a substrate and placed in a HVPE reactor in order to obtain a thickness of GaN sufficient to produce 1 spontaneous separation effect.
  • the temperature rise takes place in a mixed atmosphere of nitrogen (2.5 slm) and ammonia (0.5 slm). As soon as the temperature of
  • the first phase of the growth of a thick layer of GaN is then initiated by introducing into the vapor phase a flow rate of 15 sccm of gallium chloride obtained by reaction of 15 sccm of HCl with liquid gallium maintained at a temperature equal to that of the substrate (1030 ° C). As soon as the gallium chloride is brought into contact with the ammonia, there is instantaneous formation of GaN which is deposited on the substrate with a growth rate of approximately 40 ⁇ m per hour with these flow rates.
  • the growth thus continues for several hours under these experimental conditions in order to reach a thickness of at least 200 ⁇ m of the GaN layer.
  • the growth is then interrupted and while remaining under a flow of ammonia, the experimental parameters are modified in order to reduce the roughness of the surface which is very important under the operating conditions described above.
  • the growth temperature is brought to 1050 ° C., the flow of ammonia is increased to 1 slm and the composition of the carrier gas is modified to have a mixture of 1 slm of hydrogen and 1.5 slm of nitrogen. .
  • the growth is then definitively completed by diverting the flow of HCI towards the outside and the cooling takes place in an atmosphere consisting only of nitrogen and ammonia with a temperature ramp of 2.5 ° C per minute.
  • the temperature of the substrate is below 800 ° C, the ammonia flow can be completely interrupted.
  • the separation step (iv) takes place spontaneously by cooling.
  • Example 2 a 3 ⁇ 2 "vertical reactor is used where the active gases are distributed by a shower system which makes it possible to separate the gaseous flows of ammonia and trimethylgallium.
  • a thin film of silicon nitride is formed on the surface, the film being obtained by reaction between NH 3 and silane SiH for a time long enough to limit the thickness of the film to a few atomic planes.
  • the operating conditions are as follows:
  • the gaseous vehicle is a mixture of nitrogen and hydrogen in equal proportions (10 sl / min).
  • the ammonia is introduced with a flow rate of 8 sl / min while the silane, in the form diluted to 1000 ppm in hydrogen, is introduced with a flow rate of 50 scc / min. Under these conditions the typical reaction time between NH 3 and SiH 4 is of the order of 300 seconds.
  • the growth technology is then identical to Example 1:
  • the" spontaneous ELO "layer is reused as a substrate and placed in an HVPE reactor in order to obtain a sufficient thickness of GaN to produce the spontaneous separation effect.
  • implantation can be carried out at different stages of growth either in the islets, or at an intermediate stage where the islets are not fully coalesced, or after coalescence These three possibilities are indicated by an arrow in Figure 6.
  • the resumption of epitaxy takes place in a horizontal HVPE reactor 1 ⁇ 2 "The temperature rise takes place in a mixed atmosphere of nitrogen (2.5 slm) and ammonia (0.5 slm). the temperature of 1030 ° C is reached, the vapor phase is modified, a mixture of 0.5 slm of nitrogen and 2 slm of hydrogen is maintained as a new carrier gas, while the flow of ammonia is reduced to 0 , 4 slm.
  • the first phase of the growth of a thick layer of GaN is then initiated by introducing into the vapor phase a flow of 15 sccm of gallium chloride obtained by reaction of 15 sccm of HCl with liquid gallium maintained at a temperature equal to that of the substrate (1030 ° C). As soon as the gallium chloride is brought into contact with the ammonia, there is instantaneous formation of GaN which is deposited on the substrate with a growth rate of approximately 40 ⁇ m per hour with these flow rates.
  • the growth is then interrupted and while remaining under a flow of ammonia, the experimental parameters are modified in order to reduce the roughness of the surface which is very important under the operating conditions described above.
  • the growth temperature is brought to 1050 ° C., the flow of ammonia is increased to 1 ⁇ m and the composition of the carrier gas is modified to have a mixture of 1 ⁇ l of hydrogen and 1.5 ⁇ m of nitrogen.
  • growth is then resumed by introducing a flow rate of 5 sccm of HCl on the liquid gallium leading to a flow rate of 5 sccm of gallium chloride in the vapor phase.
  • the growth is continued under these new conditions for approximately 2 hours. Growth is then definitively completed by deriving the flow of
  • HCI to the outside and cooling takes place in an atmosphere consisting only of nitrogen and ammonia with a temperature ramp of 2.5 ° C per minute.
  • the ammonia flow can be completely interrupted.
  • the self-supporting substrate which separated spontaneously during a step (iv) after the thermal cycle, resumption of HVPE growth and cooling has a dislocation density of less than 10 7 cm "2 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Semiconductor Lasers (AREA)
  • Recrystallisation Techniques (AREA)
  • Led Devices (AREA)
EP03755219A 2002-05-28 2003-05-28 Procede de realisation par epitaxie d un film de nitrure de gallium separe de son substrat Withdrawn EP1514297A2 (fr)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FR0206486 2002-05-28
FR0206486A FR2840452B1 (fr) 2002-05-28 2002-05-28 Procede de realisation par epitaxie d'un film de nitrure de gallium separe de son substrat
PCT/FR2003/001615 WO2003100839A2 (fr) 2002-05-28 2003-05-28 Procede de realisation par epitaxie d'un film de nitrure de gallium separe de son substrat

Publications (1)

Publication Number Publication Date
EP1514297A2 true EP1514297A2 (fr) 2005-03-16

Family

ID=29558766

Family Applications (1)

Application Number Title Priority Date Filing Date
EP03755219A Withdrawn EP1514297A2 (fr) 2002-05-28 2003-05-28 Procede de realisation par epitaxie d un film de nitrure de gallium separe de son substrat

Country Status (6)

Country Link
US (1) US7488385B2 (ja)
EP (1) EP1514297A2 (ja)
JP (2) JP2005527978A (ja)
AU (1) AU2003255613A1 (ja)
FR (1) FR2840452B1 (ja)
WO (1) WO2003100839A2 (ja)

Families Citing this family (66)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100471096B1 (ko) * 2004-04-26 2005-03-14 (주)에피플러스 금속 아일랜드를 이용한 반도체 에피택시층 제조방법
JP4420128B2 (ja) * 2003-12-26 2010-02-24 日立電線株式会社 Iii−v族窒化物系半導体デバイス及びその製造方法
JP4359770B2 (ja) * 2003-12-26 2009-11-04 日立電線株式会社 Iii−v族窒化物系半導体基板及びその製造ロット
JP4622447B2 (ja) * 2004-01-23 2011-02-02 住友電気工業株式会社 Iii族窒化物結晶基板の製造方法
US7303632B2 (en) * 2004-05-26 2007-12-04 Cree, Inc. Vapor assisted growth of gallium nitride
JP5015417B2 (ja) * 2004-06-09 2012-08-29 住友電気工業株式会社 GaN結晶の製造方法
JP4771510B2 (ja) * 2004-06-23 2011-09-14 キヤノン株式会社 半導体層の製造方法及び基板の製造方法
FR2878535B1 (fr) * 2004-11-29 2007-01-05 Commissariat Energie Atomique Procede de realisation d'un substrat demontable
US8324660B2 (en) 2005-05-17 2012-12-04 Taiwan Semiconductor Manufacturing Company, Ltd. Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication
US9153645B2 (en) 2005-05-17 2015-10-06 Taiwan Semiconductor Manufacturing Company, Ltd. Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication
DE102005052357A1 (de) * 2005-09-01 2007-03-15 Osram Opto Semiconductors Gmbh Verfahren zum lateralen Zertrennen eines Halbleiterwafers und optoelektronisches Bauelement
DE102005052358A1 (de) * 2005-09-01 2007-03-15 Osram Opto Semiconductors Gmbh Verfahren zum lateralen Zertrennen eines Halbleiterwafers und optoelektronisches Bauelement
US20070054467A1 (en) * 2005-09-07 2007-03-08 Amberwave Systems Corporation Methods for integrating lattice-mismatched semiconductor structure on insulators
KR100707166B1 (ko) * 2005-10-12 2007-04-13 삼성코닝 주식회사 GaN 기판의 제조방법
TWI408264B (zh) * 2005-12-15 2013-09-11 Saint Gobain Cristaux & Detecteurs 低差排密度氮化鎵(GaN)之生長方法
KR100695118B1 (ko) * 2005-12-27 2007-03-14 삼성코닝 주식회사 다중-프리스탠딩 GaN 웨이퍼의 제조방법
JP2009527898A (ja) * 2006-02-17 2009-07-30 ザ リージェンツ オブ ザ ユニバーシティ オブ カリフォルニア 半極性(Al、In、Ga、B)Nの光電子素子の成長方法
JP4756418B2 (ja) * 2006-02-28 2011-08-24 公立大学法人大阪府立大学 単結晶窒化ガリウム基板の製造方法
WO2007112066A2 (en) 2006-03-24 2007-10-04 Amberwave Systems Corporation Lattice-mismatched semiconductor structures and related methods for device fabrication
WO2008030574A1 (en) 2006-09-07 2008-03-13 Amberwave Systems Corporation Defect reduction using aspect ratio trapping
WO2008039495A1 (en) 2006-09-27 2008-04-03 Amberwave Systems Corporation Tri-gate field-effect transistors formed by aspect ratio trapping
WO2008039534A2 (en) 2006-09-27 2008-04-03 Amberwave Systems Corporation Quantum tunneling devices and circuits with lattice- mismatched semiconductor structures
WO2008051503A2 (en) 2006-10-19 2008-05-02 Amberwave Systems Corporation Light-emitter-based devices with lattice-mismatched semiconductor structures
US7825328B2 (en) 2007-04-09 2010-11-02 Taiwan Semiconductor Manufacturing Company, Ltd. Nitride-based multi-junction solar cell modules and methods for making the same
US9508890B2 (en) 2007-04-09 2016-11-29 Taiwan Semiconductor Manufacturing Company, Ltd. Photovoltaics on silicon
US8237151B2 (en) 2009-01-09 2012-08-07 Taiwan Semiconductor Manufacturing Company, Ltd. Diode-based devices and methods for making the same
US8304805B2 (en) 2009-01-09 2012-11-06 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor diodes fabricated by aspect ratio trapping with coalesced films
US8329541B2 (en) 2007-06-15 2012-12-11 Taiwan Semiconductor Manufacturing Company, Ltd. InP-based transistor fabrication
CN101884117B (zh) 2007-09-07 2013-10-02 台湾积体电路制造股份有限公司 多结太阳能电池
JP2009286652A (ja) * 2008-05-28 2009-12-10 Sumitomo Electric Ind Ltd Iii族窒化物結晶、iii族窒化物結晶基板および半導体デバイスの製造方法
US8183667B2 (en) 2008-06-03 2012-05-22 Taiwan Semiconductor Manufacturing Co., Ltd. Epitaxial growth of crystalline material
US8274097B2 (en) 2008-07-01 2012-09-25 Taiwan Semiconductor Manufacturing Company, Ltd. Reduction of edge effects from aspect ratio trapping
US8981427B2 (en) 2008-07-15 2015-03-17 Taiwan Semiconductor Manufacturing Company, Ltd. Polishing of small composite semiconductor materials
US8034697B2 (en) 2008-09-19 2011-10-11 Taiwan Semiconductor Manufacturing Company, Ltd. Formation of devices by epitaxial layer overgrowth
US20100072515A1 (en) 2008-09-19 2010-03-25 Amberwave Systems Corporation Fabrication and structures of crystalline material
US8253211B2 (en) 2008-09-24 2012-08-28 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor sensor structures with reduced dislocation defect densities
WO2010072273A1 (en) 2008-12-24 2010-07-01 Saint-Gobain Cristaux & Detecteurs Manufacturing of low defect density free-standing gallium nitride substrates and devices fabricated thereof
WO2010114956A1 (en) 2009-04-02 2010-10-07 Taiwan Semiconductor Manufacturing Company, Ltd. Devices formed from a non-polar plane of a crystalline material and method of making the same
JP5735420B2 (ja) * 2009-06-30 2015-06-17 日本碍子株式会社 Iii族金属窒化物単結晶の製造方法
US20110175126A1 (en) * 2010-01-15 2011-07-21 Hung-Chih Yang Light-emitting diode structure
DE102010048617A1 (de) 2010-10-15 2012-04-19 Osram Opto Semiconductors Gmbh Verfahren zur Herstellung einer Halbleiterschichtenfolge, strahlungsemittierender Halbleiterchip und optoelektronisches Bauteil
GB201021112D0 (en) 2010-12-13 2011-01-26 Ntnu Technology Transfer As Nanowires
CN102593273B (zh) * 2011-01-17 2015-09-30 晶元光电股份有限公司 发光二极管装置及基板结构的形成方法
JP2012250907A (ja) * 2011-06-02 2012-12-20 Samsung Corning Precision Materials Co Ltd 自立基板の製造方法
RU2479892C2 (ru) * 2011-07-25 2013-04-20 Общество с ограниченной ответственностью "Галлий-Н" Способ изготовления полупроводниковых светоизлучающих элементов
US9330906B2 (en) * 2013-05-01 2016-05-03 Sensor Electronic Technology, Inc. Stress relieving semiconductor layer
US9653313B2 (en) * 2013-05-01 2017-05-16 Sensor Electronic Technology, Inc. Stress relieving semiconductor layer
US10032956B2 (en) 2011-09-06 2018-07-24 Sensor Electronic Technology, Inc. Patterned substrate design for layer growth
GB201211038D0 (en) 2012-06-21 2012-08-01 Norwegian Univ Sci & Tech Ntnu Solar cells
US9142400B1 (en) 2012-07-17 2015-09-22 Stc.Unm Method of making a heteroepitaxial layer on a seed area
US10460952B2 (en) * 2013-05-01 2019-10-29 Sensor Electronic Technology, Inc. Stress relieving semiconductor layer
FR3029942B1 (fr) 2014-12-11 2020-12-25 Saint Gobain Lumilog Procede de fabrication de plaquettes de nitrure d'element 13 a angle de troncature non nul
CN108352424B (zh) 2015-07-13 2022-02-01 科莱约纳诺公司 石墨基板上生长的纳米线或纳米锥
EP3323152B1 (en) * 2015-07-13 2021-10-27 Crayonano AS Nanowires/nanopyramids shaped light emitting diodes and photodetectors
EA201890238A1 (ru) 2015-07-31 2018-08-31 Крайонано Ас Способ выращивания нанопроволок или нанопирамидок на графитовых подложках
CN106548972B (zh) * 2015-09-18 2019-02-26 胡兵 一种将半导体衬底主体与其上功能层进行分离的方法
RU2699606C1 (ru) * 2016-11-28 2019-09-06 Федеральное государственное автономное образовательное учреждение высшего образования "Национальный исследовательский Нижегородский государственный университет им. Н.И. Лобачевского" Способ ионно-лучевого синтеза нитрида галлия в кремнии
GB201705755D0 (en) 2017-04-10 2017-05-24 Norwegian Univ Of Science And Tech (Ntnu) Nanostructure
CN111326409B (zh) * 2018-12-14 2023-01-31 云谷(固安)科技有限公司 激光剥离方法和蓝宝石衬底上发光二极管器件外延结构
FR3091020B1 (fr) 2018-12-21 2023-02-10 Saint Gobain Lumilog SUBSTRAT SEMI-CONDUCTEUR CO-DOPE n
KR102001791B1 (ko) * 2018-12-26 2019-07-18 한양대학교 산학협력단 이온 주입을 이용한 질화갈륨 기판 제조 방법
FR3102776A1 (fr) 2019-11-05 2021-05-07 Saint-Gobain Lumilog Plaquette de nitrure d’élément 13 de variation d’angle de troncature réduite
JP6986645B1 (ja) * 2020-12-29 2021-12-22 京セラ株式会社 半導体基板、半導体デバイス、電子機器
CN113540296B (zh) * 2021-07-20 2024-05-14 湘能华磊光电股份有限公司 适用于小间距显示屏的led外延片制作方法
US20230115980A1 (en) * 2021-10-11 2023-04-13 Applied Materials, Inc. Masking layers in led structures
JP7136374B1 (ja) 2022-01-12 2022-09-13 信越半導体株式会社 マイクロled構造体を有するウェーハ、マイクロled構造体を有するウェーハの製造方法およびマイクロled構造体を有する接合型半導体ウェーハの製造方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2769924B1 (fr) * 1997-10-20 2000-03-10 Centre Nat Rech Scient Procede de realisation d'une couche epitaxiale de nitrure de gallium, couche epitaxiale de nitrure de gallium et composant optoelectronique muni d'une telle couche
WO1999023693A1 (en) * 1997-10-30 1999-05-14 Sumitomo Electric Industries, Ltd. GaN SINGLE CRYSTALLINE SUBSTRATE AND METHOD OF PRODUCING THE SAME
JP3876518B2 (ja) * 1998-03-05 2007-01-31 日亜化学工業株式会社 窒化物半導体基板の製造方法および窒化物半導体基板
JP3525061B2 (ja) * 1998-09-25 2004-05-10 株式会社東芝 半導体発光素子の製造方法
JP3274674B2 (ja) * 2000-05-16 2002-04-15 士郎 酒井 窒化ガリウム系化合物半導体の製造方法
JP2001089291A (ja) * 1999-09-20 2001-04-03 Canon Inc 液相成長法、半導体部材の製造方法、太陽電池の製造方法
US6380108B1 (en) 1999-12-21 2002-04-30 North Carolina State University Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on weak posts, and gallium nitride semiconductor structures fabricated thereby
US6355497B1 (en) * 2000-01-18 2002-03-12 Xerox Corporation Removable large area, low defect density films for led and laser diode growth
FR2809867B1 (fr) * 2000-05-30 2003-10-24 Commissariat Energie Atomique Substrat fragilise et procede de fabrication d'un tel substrat
FR2817394B1 (fr) * 2000-11-27 2003-10-31 Soitec Silicon On Insulator Procede de fabrication d'un substrat notamment pour l'optique, l'electronique ou l'optoelectronique et substrat obtenu par ce procede
US6723165B2 (en) * 2001-04-13 2004-04-20 Matsushita Electric Industrial Co., Ltd. Method for fabricating Group III nitride semiconductor substrate
US20030064535A1 (en) * 2001-09-28 2003-04-03 Kub Francis J. Method of manufacturing a semiconductor device having a thin GaN material directly bonded to an optimized substrate

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
None *
See also references of WO03100839A3 *

Also Published As

Publication number Publication date
US20050217565A1 (en) 2005-10-06
AU2003255613A8 (en) 2003-12-12
FR2840452B1 (fr) 2005-10-14
JP2010251776A (ja) 2010-11-04
WO2003100839A2 (fr) 2003-12-04
US7488385B2 (en) 2009-02-10
WO2003100839A3 (fr) 2004-04-08
JP2005527978A (ja) 2005-09-15
FR2840452A1 (fr) 2003-12-05
AU2003255613A1 (en) 2003-12-12

Similar Documents

Publication Publication Date Title
WO2003100839A2 (fr) Procede de realisation par epitaxie d'un film de nitrure de gallium separe de son substrat
EP1525340B1 (fr) Procede de realisation par epitaxie en phase vapeur d un fil m de nitrure de gallium a faible densite de defaut
EP1034325B1 (fr) Couche epitaxiale de nitrure de gallium
CA2540245C (fr) Procede de realisation de substrats autosupportes de nitrures d`elements iii par hetero-epitaxie sur une couche sacrificielle
FR2857983A1 (fr) Procede de fabrication d'une couche epitaxiee
WO2001095380A1 (fr) Procede de preparation d'une couche de nitrure de gallium
EP3146558B1 (fr) Procede de fabrication d'un materiau semi-conducteur incluant une couche de nitrure d'element iii semi-polaire
EP3809450A1 (fr) Procede d'hetero-integration d'un materiau semi-conducteur d'interet sur un substrat de silicium
EP0480804B1 (fr) Procédé de croissance de couches hétéroépitaxiales
FR2905799A1 (fr) Realisation d'un substrat en gan
WO2020127603A1 (fr) Substrat semi-conducteur avec couche intermediaire dopee n
EP3900016A1 (fr) Substrat semi-conducteur co-dope n
FR2904008A1 (fr) NOUVEAU PROCEDE POUR LA CROISSANCE DE NITRURES D'ELEMENTS DU GROUPE IIIb.
FR3112238A1 (fr) Substrat semi-conducteur avec couche d’interface nitruree
FR2850400A1 (fr) Carburation de surfaces de silicium au moyen d'un faisceau d'ions d'amas gazeux
WO2014045220A1 (fr) Procede de traitement de surface de monocristaux de materiaux
FR3001331A1 (fr) Procede de fabrication d'une couche a base de nitrure d'element iii par decollement spontane
EP4055214A1 (fr) Plaquette de nitrure d'élément 13 de variation d'angle de troncature réduite
FR2944137A1 (fr) Methodes et structures epitaxiales pour reduire la densite de dislocations de surface dans des materiaux semi-conducteu rs

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20041129

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LI LU MC NL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL LT LV MK

DAX Request for extension of the european patent (deleted)
RIN1 Information on inventor provided before grant (corrected)

Inventor name: BEAUMONT, BERNARD

Inventor name: NATAF, GILLES,LA CLOSERIE MARINA - BAT. A

Inventor name: LAHRECHE, HACENE

RAP1 Party data changed (applicant data changed or rights of an application transferred)

Owner name: SAINT-GOBAIN CRISTAUX & DETECTEURS

17Q First examination report despatched

Effective date: 20150428

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20181009