DE69731700T2 - Arithmetischer Schaltkreis und arithmetisches Verfahren - Google Patents

Arithmetischer Schaltkreis und arithmetisches Verfahren Download PDF

Info

Publication number
DE69731700T2
DE69731700T2 DE69731700T DE69731700T DE69731700T2 DE 69731700 T2 DE69731700 T2 DE 69731700T2 DE 69731700 T DE69731700 T DE 69731700T DE 69731700 T DE69731700 T DE 69731700T DE 69731700 T2 DE69731700 T2 DE 69731700T2
Authority
DE
Germany
Prior art keywords
circuit
signal
exclusive
partial product
circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69731700T
Other languages
German (de)
English (en)
Other versions
DE69731700D1 (de
Inventor
Gensuke Nakahara-ku Goto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of DE69731700D1 publication Critical patent/DE69731700D1/de
Publication of DE69731700T2 publication Critical patent/DE69731700T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G06F7/5318—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel with column wise addition of partial products, e.g. using Wallace tree, Dadda counters
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/509—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G06F7/5334—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product
    • G06F7/5336—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm
    • G06F7/5338—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm each bitgroup having two new bits, e.g. 2nd order MBA
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • H03K19/215—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical using field-effect transistors
DE69731700T 1996-08-29 1997-02-05 Arithmetischer Schaltkreis und arithmetisches Verfahren Expired - Fee Related DE69731700T2 (de)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP22861896 1996-08-29
JP22861896 1996-08-29
JP27614896 1996-10-18
JP27614896A JP3678512B2 (ja) 1996-08-29 1996-10-18 乗算回路、該乗算回路を構成する加算回路、該乗算回路の部分積ビット圧縮方法、および、該乗算回路を適用した大規模半導体集積回路

Publications (2)

Publication Number Publication Date
DE69731700D1 DE69731700D1 (de) 2004-12-30
DE69731700T2 true DE69731700T2 (de) 2005-06-09

Family

ID=26528355

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69731700T Expired - Fee Related DE69731700T2 (de) 1996-08-29 1997-02-05 Arithmetischer Schaltkreis und arithmetisches Verfahren

Country Status (5)

Country Link
US (3) US5920498A (US06535902-20030318-C00001.png)
EP (3) EP0827069B1 (US06535902-20030318-C00001.png)
JP (1) JP3678512B2 (US06535902-20030318-C00001.png)
KR (2) KR100384567B1 (US06535902-20030318-C00001.png)
DE (1) DE69731700T2 (US06535902-20030318-C00001.png)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001077308A (ja) * 1999-06-28 2001-03-23 Ando Electric Co Ltd 論理積回路
US6611857B1 (en) * 2000-01-05 2003-08-26 Texas Instruments Incorporated Method and system for reducing power in a parallel-architecture multiplier
KR100423903B1 (ko) * 2000-12-29 2004-03-24 삼성전자주식회사 고속 저전력 4-2 압축기
US7315879B2 (en) * 2001-02-16 2008-01-01 Texas Instruments Incorporated Multiply-accumulate modules and parallel multipliers and methods of designing multiply-accumulate modules and parallel multipliers
US6877022B1 (en) * 2001-02-16 2005-04-05 Texas Instruments Incorporated Booth encoding circuit for a multiplier of a multiply-accumulate module
US20030158880A1 (en) * 2002-02-13 2003-08-21 Ng Kenneth Y. Booth encoder and partial products circuit
US6978426B2 (en) * 2002-04-10 2005-12-20 Broadcom Corporation Low-error fixed-width modified booth multiplier
KR100505491B1 (ko) * 2002-10-02 2005-08-03 전자부품연구원 고속 연산기를 위한 4:2 비트 압축기
FI118654B (fi) * 2002-11-06 2008-01-31 Nokia Corp Menetelmä ja järjestelmä laskuoperaatioiden suorittamiseksi ja laite
FI115862B (fi) * 2002-11-06 2005-07-29 Nokia Corp Menetelmä ja järjestelmä kertolaskuoperaation suorittamiseksi ja laite
US7159003B1 (en) * 2003-02-21 2007-01-02 S3 Graphics Co., Ltd. Method and apparatus for generating sign-digit format of sum of two numbers
US7308470B2 (en) * 2003-12-05 2007-12-11 Intel Corporation Smaller and lower power static mux circuitry in generating multiplier partial product signals
US7562106B2 (en) * 2004-08-07 2009-07-14 Ternarylogic Llc Multi-value digital calculating circuits, including multipliers
WO2006106581A1 (ja) * 2005-03-31 2006-10-12 Fujitsu Limited Ｃｓａ用５－３圧縮回路及びこれを使用したキャリアセーブ加算回路
KR100681046B1 (ko) * 2005-08-09 2007-02-08 현대자동차주식회사 차량용 커버스텝
WO2007095548A2 (en) * 2006-02-15 2007-08-23 Qualcomm Incorporated A booth multiplier with enhanced reduction tree circuitry
US7720902B2 (en) * 2006-02-28 2010-05-18 Sony Corporation Entertainment Inc. Methods and apparatus for providing a reduction array
US20090063609A1 (en) * 2007-06-08 2009-03-05 Honkai Tam Static 4:2 Compressor with Fast Sum and Carryout
JP4988627B2 (ja) * 2008-03-05 2012-08-01 ルネサスエレクトロニクス株式会社 フィルタ演算器及び動き補償装置
JP5261738B2 (ja) * 2009-01-15 2013-08-14 国立大学法人広島大学 半導体装置
CN102999312B (zh) * 2012-12-20 2015-09-30 西安电子科技大学 基16布斯乘法器的优化方法
KR102072541B1 (ko) 2018-07-31 2020-02-03 주식회사 아성기업 차량용 자동 수동전환 보조발판장치
CN109542393B (zh) * 2018-11-19 2022-11-04 电子科技大学 一种近似4-2压缩器及近似乘法器
CN110515588B (zh) * 2019-08-30 2024-02-02 上海寒武纪信息科技有限公司 乘法器、数据处理方法、芯片及电子设备
TWI707543B (zh) * 2020-02-06 2020-10-11 崛智科技有限公司 壓縮器、加法電路及其操作方法

Family Cites Families (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55105732A (en) * 1979-02-08 1980-08-13 Nippon Telegr & Teleph Corp <Ntt> Multiplier
JPS5731042A (en) * 1980-07-31 1982-02-19 Toshiba Corp Multiplaying and dividing circuits
JPS57121736A (en) * 1981-01-21 1982-07-29 Nippon Telegr & Teleph Corp <Ntt> Multiinput adder
JPS58211252A (ja) * 1982-06-03 1983-12-08 Toshiba Corp 全加算器
JPS593634A (ja) * 1982-06-30 1984-01-10 Fujitsu Ltd 乗算器
JPS59139447A (ja) * 1983-01-28 1984-08-10 Matsushita Electric Ind Co Ltd 全加算器
JPS59211138A (ja) * 1983-05-16 1984-11-29 Toshiba Corp 全加算回路
US4575812A (en) * 1984-05-31 1986-03-11 Motorola, Inc. X×Y Bit array multiplier/accumulator circuit
JPS61262928A (ja) * 1985-05-17 1986-11-20 Matsushita Electric Ind Co Ltd Ｃｍｏｓ論理回路
FR2611286B1 (fr) * 1987-02-23 1989-04-21 Dassault Electronique Circuit integre multiplieur, et son procede de composition
US4901270A (en) * 1988-09-23 1990-02-13 Intel Corporation Four-to-two adder cell for parallel multiplication
JPH083787B2 (ja) * 1988-10-21 1996-01-17 株式会社東芝 単位加算器および並列乗算器
US5038315A (en) * 1989-05-15 1991-08-06 At&T Bell Laboratories Multiplier circuit
CA2038422A1 (en) * 1990-03-16 1991-09-17 Tai Sato Array multiplier
US5151875A (en) * 1990-03-16 1992-09-29 C-Cube Microsystems, Inc. MOS array multiplier cell
JPH081593B2 (ja) * 1990-03-20 1996-01-10 富士通株式会社 乗算器
US5040139A (en) * 1990-04-16 1991-08-13 Tran Dzung J Transmission gate multiplexer (TGM) logic circuits and multiplier architectures
JPH0492920A (ja) * 1990-08-03 1992-03-25 Fujitsu Ltd ５入力３出力の１ビット加算器
JP2518551B2 (ja) * 1990-10-31 1996-07-24 富士通株式会社 多入力加算回路
JPH04287220A (ja) * 1991-03-18 1992-10-12 Hitachi Ltd 乗算回路
US5268858A (en) * 1991-08-30 1993-12-07 Cyrix Corporation Method and apparatus for negating an operand
JPH0588852A (ja) * 1991-09-27 1993-04-09 Sanyo Electric Co Ltd 部分積生成回路及び乗算回路
JPH05108308A (ja) * 1991-10-14 1993-04-30 Fujitsu Ltd 乗算回路
JPH05150950A (ja) * 1991-11-29 1993-06-18 Sony Corp 乗算回路
JPH06242928A (ja) * 1993-02-22 1994-09-02 Nec Corp 加算器およびこれを用いた乗算回路
FR2722590B1 (fr) * 1994-07-15 1996-09-06 Sgs Thomson Microelectronics Circuit logique de multiplication parallele
US5818747A (en) * 1995-01-27 1998-10-06 Sun Microsystems, Inc. Small, fast CMOS 4-2 carry-save adder cell
US5734601A (en) * 1995-01-30 1998-03-31 Cirrus Logic, Inc. Booth multiplier with low power, high performance input circuitry
TW421757B (en) * 1996-06-06 2001-02-11 Matsushita Electric Ind Co Ltd Arithmetic processor
JP3652447B2 (ja) * 1996-07-24 2005-05-25 株式会社ルネサステクノロジ ツリー回路
JP3271932B2 (ja) 1997-06-27 2002-04-08 ブラザー工業株式会社 電極アレイ及び画像形成トナー供給装置並びに画像形成装置
US5805491A (en) * 1997-07-11 1998-09-08 International Business Machines Corporation Fast 4-2 carry save adder using multiplexer logic

Also Published As

Publication number Publication date
KR19980032041A (ko) 1998-07-25
US6535902B2 (en) 2003-03-18
KR100384567B1 (ko) 2003-08-21
US5920498A (en) 1999-07-06
KR100449963B1 (ko) 2004-09-24
JP3678512B2 (ja) 2005-08-03
DE69731700D1 (de) 2004-12-30
EP1475698A1 (en) 2004-11-10
US6240438B1 (en) 2001-05-29
US20010016865A1 (en) 2001-08-23
EP1475697A1 (en) 2004-11-10
JPH10124297A (ja) 1998-05-15
EP0827069B1 (en) 2004-11-24
EP0827069A3 (en) 1998-12-30
EP0827069A2 (en) 1998-03-04

Similar Documents

Publication Publication Date Title
DE69731700T2 (de) Arithmetischer Schaltkreis und arithmetisches Verfahren
DE69632978T2 (de) Multi-Operand-Addierer, der Parallelzähler benutzt
DE69838877T2 (de) Architektur eines schnellen regulären multiplizierers
DE69821408T2 (de) Multiplikationsverfahren und -vorrichtung
DE3700991A1 (de) Digitaler uebertragsvorgriffsaddierer
DE69434806T2 (de) Verfahren, System und Vorrichtung zum automatischen Entwurf einer Multiplikatorschaltung und durch die Durchführung dieses Verfahrens entworfene Multiplikatorschaltung
DE112005001906B4 (de) Mehrbit-Addierer und Verfahren zum Propagieren, Generieren oder Killen von Carry-In-Bits entlang einer Carry-Kette
DE102020105536A1 (de) Maschinenlerntrainingsarchitektur für programmierbare Vorrichtungen
DE4101004C2 (de) Paralleler Multiplizierer mit Sprungfeld und modifiziertem Wallac-Baum
EP0383965A1 (de) Multiplizierwerk
DE4335245A1 (de) Vektorlogikverfahren und dynamisches Logikgatter für eine selbstzeitgebende, monotone Logikprogression
DE3524981A1 (de) Anordnung mit einem saettigbaren carry-save-addierer
DE3940897A1 (de) Schaltungsanordnung und verfahren zur berechnung digitaler summen in einem halbleiteraddierer mit paralleluebertrag
EP1677185B1 (de) Vorrichtung und Verfahren zum Umsetzen und Addiererschaltung
DE69726248T2 (de) Addierer mit bedingter Summe unter Benutzung von Durchlasstransistor-Logik
EP0257362A1 (de) Addierer
DE3610875A1 (de) Subtrahierer in komplementaerer metalloxid-halbleitertechnologie
DE102005011666B3 (de) Carry-Ripple-Addierer
EP0130397B1 (de) Digitales Rechenwerk
EP0224656B1 (de) Mehrstelliger Carry-Ripple-Addierer in CMOS-Technik mit zwei Typen von Addiererzellen
DE3828290A1 (de) Addierer und addierschaltung zur verwendung des addierers
DE3933172A1 (de) Akkumulator fuer komplexe zahlen
DE2800598A1 (de) Parallel-addierwerk
EP0424410B1 (de) Multiplizierer
EP0752130B1 (de) Multiplizierer mit geringer laufzeit

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee