DE69623466T2 - Einseitiges lesen unter verwendung von bitleitungen für dram - Google Patents
Einseitiges lesen unter verwendung von bitleitungen für dramInfo
- Publication number
- DE69623466T2 DE69623466T2 DE69623466T DE69623466T DE69623466T2 DE 69623466 T2 DE69623466 T2 DE 69623466T2 DE 69623466 T DE69623466 T DE 69623466T DE 69623466 T DE69623466 T DE 69623466T DE 69623466 T2 DE69623466 T2 DE 69623466T2
- Authority
- DE
- Germany
- Prior art keywords
- node
- sense amplifier
- digit line
- memory cell
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 claims abstract description 108
- 239000003990 capacitor Substances 0.000 claims abstract description 23
- 238000002955 isolation Methods 0.000 claims description 25
- 238000000034 method Methods 0.000 claims description 14
- 230000003213 activating effect Effects 0.000 claims description 10
- 238000009966 trimming Methods 0.000 claims description 7
- 230000004044 response Effects 0.000 claims description 6
- 230000008878 coupling Effects 0.000 claims description 4
- 238000010168 coupling process Methods 0.000 claims description 4
- 238000005859 coupling reaction Methods 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 8
- 230000000295 complement effect Effects 0.000 description 4
- 239000002184 metal Substances 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 230000001808 coupling effect Effects 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 230000008030 elimination Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/067—Single-ended amplifiers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4091—Sense or sense/refresh amplifiers, or associated sense circuitry, e.g. for coupled bit-line precharging, equalising or isolating
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/471,860 US5625588A (en) | 1995-06-06 | 1995-06-06 | Single-ended sensing using global bit lines for DRAM |
| PCT/US1996/009073 WO1996039699A1 (en) | 1995-06-06 | 1996-06-05 | Single-ended sensing using global bit lines for dram |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE69623466D1 DE69623466D1 (de) | 2002-10-10 |
| DE69623466T2 true DE69623466T2 (de) | 2003-01-16 |
Family
ID=23873265
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE69623466T Expired - Lifetime DE69623466T2 (de) | 1995-06-06 | 1996-06-05 | Einseitiges lesen unter verwendung von bitleitungen für dram |
Country Status (9)
| Country | Link |
|---|---|
| US (2) | US5625588A (enExample) |
| EP (1) | EP0830685B1 (enExample) |
| JP (1) | JP3357899B2 (enExample) |
| KR (1) | KR100284468B1 (enExample) |
| AT (1) | ATE223614T1 (enExample) |
| AU (1) | AU6049196A (enExample) |
| DE (1) | DE69623466T2 (enExample) |
| TW (1) | TW300996B (enExample) |
| WO (1) | WO1996039699A1 (enExample) |
Families Citing this family (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3723599B2 (ja) * | 1995-04-07 | 2005-12-07 | 株式会社ルネサステクノロジ | 半導体記憶装置 |
| US5872736A (en) * | 1996-10-28 | 1999-02-16 | Micron Technology, Inc. | High speed input buffer |
| US5917758A (en) * | 1996-11-04 | 1999-06-29 | Micron Technology, Inc. | Adjustable output driver circuit |
| US5835433A (en) * | 1997-06-09 | 1998-11-10 | Micron Technology, Inc. | Floating isolation gate from DRAM sensing |
| US5862072A (en) * | 1997-08-22 | 1999-01-19 | Micron Technology, Inc. | Memory array architecture and method for dynamic cell plate sensing |
| US5949728A (en) * | 1997-12-12 | 1999-09-07 | Scenix Semiconductor, Inc. | High speed, noise immune, single ended sensing scheme for non-volatile memories |
| US6304809B1 (en) | 2000-03-21 | 2001-10-16 | Ford Global Technologies, Inc. | Engine control monitor for vehicle equipped with engine and transmission |
| US6301175B1 (en) * | 2000-07-26 | 2001-10-09 | Micron Technology, Inc. | Memory device with single-ended sensing and low voltage pre-charge |
| US6292417B1 (en) | 2000-07-26 | 2001-09-18 | Micron Technology, Inc. | Memory device with reduced bit line pre-charge voltage |
| US6822904B2 (en) * | 2001-01-03 | 2004-11-23 | Micron Technology, Inc. | Fast sensing scheme for floating-gate memory cells |
| ITRM20010001A1 (it) | 2001-01-03 | 2002-07-03 | Micron Technology Inc | Circuiteria di rilevazione per memorie flash a bassa tensione. |
| DE10110625A1 (de) * | 2001-03-06 | 2002-09-19 | Infineon Technologies Ag | Verfahren und Schaltungsanordnung zum Bewerten eines Lesesignals eines Leseverstärkers für einen dynamischen Halbleiterspeicher |
| ITRM20010531A1 (it) * | 2001-08-31 | 2003-02-28 | Micron Technology Inc | Dispositivo rilevatore a bassa potenza e alta tensione per memorie ditipo flash. |
| US7372092B2 (en) * | 2005-05-05 | 2008-05-13 | Micron Technology, Inc. | Memory cell, device, and system |
| US7196954B2 (en) * | 2005-06-06 | 2007-03-27 | Infineon Technologies Ag | Sensing current recycling method during self-refresh |
| US7286425B2 (en) * | 2005-10-31 | 2007-10-23 | International Business Machines Corporation | System and method for capacitive mis-match bit-line sensing |
| US8929132B2 (en) * | 2011-11-17 | 2015-01-06 | Everspin Technologies, Inc. | Write driver circuit and method for writing to a spin-torque MRAM |
| US9847117B1 (en) * | 2016-09-26 | 2017-12-19 | Micron Technology, Inc. | Dynamic reference voltage determination |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4625300A (en) * | 1982-12-01 | 1986-11-25 | Texas Instruments Incorporated | Single-ended sense amplifier for dynamic memory array |
| US4715015A (en) * | 1984-06-01 | 1987-12-22 | Sharp Kabushiki Kaisha | Dynamic semiconductor memory with improved sense signal |
| US4598389A (en) * | 1984-10-01 | 1986-07-01 | Texas Instruments Incorporated | Single-ended CMOS sense amplifier |
| US4823031A (en) * | 1988-02-01 | 1989-04-18 | Texas Instruments Incorporated | Single-ended sense amplifier with positive feedback |
| US5042011A (en) * | 1989-05-22 | 1991-08-20 | Micron Technology, Inc. | Sense amplifier pulldown device with tailored edge input |
| JPH0336763A (ja) * | 1989-07-03 | 1991-02-18 | Hitachi Ltd | 半導体集積回路装置 |
| US5013943A (en) * | 1989-08-11 | 1991-05-07 | Simtek Corporation | Single ended sense amplifier with improved data recall for variable bit line current |
| KR920000409B1 (ko) * | 1989-11-30 | 1992-01-13 | 현대전자산업 주식회사 | 다이나믹램의 분리회로 |
| US5241503A (en) * | 1991-02-25 | 1993-08-31 | Motorola, Inc. | Dynamic random access memory with improved page-mode performance and method therefor having isolator between memory cells and sense amplifiers |
| JPH05182458A (ja) * | 1991-12-26 | 1993-07-23 | Toshiba Corp | 半導体記憶装置 |
| KR950009234B1 (ko) * | 1992-02-19 | 1995-08-18 | 삼성전자주식회사 | 반도체 메모리장치의 비트라인 분리클럭 발생장치 |
| US5220221A (en) * | 1992-03-06 | 1993-06-15 | Micron Technology, Inc. | Sense amplifier pulldown circuit for minimizing ground noise at high power supply voltages |
| US5369317A (en) * | 1992-06-26 | 1994-11-29 | Micron Technology, Inc. | Circuit and method for controlling the potential of a digit line and in limiting said potential to a maximum value |
| US5295100A (en) * | 1992-08-14 | 1994-03-15 | Micron Semiconductor, Inc. | Method for providing a faster ones voltage level restore operation in a DRAM |
| US5367213A (en) * | 1993-06-09 | 1994-11-22 | Micron Semiconductor, Inc. | P-channel sense amplifier pull-up circuit incorporating a voltage comparator for use in DRAM memories having non-bootstrapped word lines |
-
1995
- 1995-06-06 US US08/471,860 patent/US5625588A/en not_active Expired - Lifetime
-
1996
- 1996-06-05 JP JP50148197A patent/JP3357899B2/ja not_active Expired - Fee Related
- 1996-06-05 AU AU60491/96A patent/AU6049196A/en not_active Abandoned
- 1996-06-05 DE DE69623466T patent/DE69623466T2/de not_active Expired - Lifetime
- 1996-06-05 WO PCT/US1996/009073 patent/WO1996039699A1/en not_active Ceased
- 1996-06-05 EP EP96918168A patent/EP0830685B1/en not_active Expired - Lifetime
- 1996-06-05 KR KR1019970709065A patent/KR100284468B1/ko not_active Expired - Fee Related
- 1996-06-05 AT AT96918168T patent/ATE223614T1/de not_active IP Right Cessation
- 1996-06-13 TW TW085107103A patent/TW300996B/zh not_active IP Right Cessation
- 1996-09-09 US US08/707,867 patent/US5684749A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| US5625588A (en) | 1997-04-29 |
| KR19990022584A (ko) | 1999-03-25 |
| EP0830685B1 (en) | 2002-09-04 |
| DE69623466D1 (de) | 2002-10-10 |
| ATE223614T1 (de) | 2002-09-15 |
| KR100284468B1 (ko) | 2001-03-02 |
| JPH10507864A (ja) | 1998-07-28 |
| WO1996039699A1 (en) | 1996-12-12 |
| EP0830685A1 (en) | 1998-03-25 |
| TW300996B (enExample) | 1997-03-21 |
| US5684749A (en) | 1997-11-04 |
| JP3357899B2 (ja) | 2002-12-16 |
| AU6049196A (en) | 1996-12-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69606065T2 (de) | Dynamischer speicher mit niedriger spannung | |
| DE69623466T2 (de) | Einseitiges lesen unter verwendung von bitleitungen für dram | |
| DE69531093T2 (de) | Lese- und Wiederherstellungsverfahren eines Mehrzustand-DRAM-Speichers | |
| DE69427184T2 (de) | Ein Referenzspannungsgenerator und eine dieselbe verwendende Halbleiterspeicheranordnung | |
| DE69124291T2 (de) | Halbleiterspeicher mit verbesserter Leseanordnung | |
| DE3903714C2 (enExample) | ||
| DE2650479C2 (de) | Speicheranordnung mit Ladungsspeicherzellen | |
| DE3247538C2 (enExample) | ||
| EP0387379B1 (de) | Integrierter Halbleiterspeicher vom Typ DRAM und Verfahren zu seinem Testen | |
| DE69121801T2 (de) | Halbleiterspeicheranordnung | |
| DE69123409T2 (de) | Halbleiterspeicherschaltung | |
| DE2919166A1 (de) | Speichervorrichtung | |
| DE60119995T2 (de) | System und verfahren zum frühen schreiben in speicher durch halten der bitleitung auf festem potential | |
| DE3587592T2 (de) | Halbleiterspeicheranordnung mit Leseverstärkern. | |
| DE3785133T2 (de) | Halbleiterspeicheranordnung mit verbesserter bitzeilenordnung. | |
| DE3838961C2 (enExample) | ||
| DE4002664C2 (enExample) | ||
| DE69222606T2 (de) | Bitleitungs- und Gegenplattenfesthaltungsschaltung, insbesondere für DRAM | |
| DE69125339T2 (de) | Halbleiterspeicheranordnung | |
| DE69521656T2 (de) | Dynamischer Speicher | |
| DE69127317T2 (de) | Halbleiterspeicherschaltung | |
| DE69936119T2 (de) | Verschachtelte Bewerterschaltung mit einseitiger Vorladungsschaltung | |
| DE10129262B4 (de) | Nichtflüchtiger ferroelektrischer Speicher und Verfahren zu dessen Ansteuerung | |
| DE19756929A1 (de) | Zellenarray und Leseverstärkerstruktur mit verbesserten Rauscheigenschaften und verringerter Größe | |
| DE3685889T2 (de) | Halbleiterspeicheranordnung. |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8328 | Change in the person/name/address of the agent |
Representative=s name: ANWALTSKANZLEI GULDE HENGELHAUPT ZIEBIG & SCHNEIDE |
|
| 8364 | No opposition during term of opposition |