DE69511791T2 - Redundanzschema für Speicherschaltungen - Google Patents
Redundanzschema für SpeicherschaltungenInfo
- Publication number
- DE69511791T2 DE69511791T2 DE69511791T DE69511791T DE69511791T2 DE 69511791 T2 DE69511791 T2 DE 69511791T2 DE 69511791 T DE69511791 T DE 69511791T DE 69511791 T DE69511791 T DE 69511791T DE 69511791 T2 DE69511791 T2 DE 69511791T2
- Authority
- DE
- Germany
- Prior art keywords
- redundant
- line
- segment
- column
- main
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000015654 memory Effects 0.000 title claims description 59
- 230000000295 complement effect Effects 0.000 claims description 8
- 230000008878 coupling Effects 0.000 claims 6
- 238000010168 coupling process Methods 0.000 claims 6
- 238000005859 coupling reaction Methods 0.000 claims 6
- 239000011159 matrix material Substances 0.000 claims 2
- 230000002950 deficient Effects 0.000 description 8
- 238000000034 method Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 3
- 230000003068 static effect Effects 0.000 description 3
- 238000013459 approach Methods 0.000 description 2
- 238000003491 array Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000008030 elimination Effects 0.000 description 2
- 238000003379 elimination reaction Methods 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000011295 pitch Substances 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
Landscapes
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Static Random-Access Memory (AREA)
- Dram (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/252,284 US5495445A (en) | 1994-05-31 | 1994-05-31 | Redundancy scheme for memory circuits |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE69511791D1 DE69511791D1 (de) | 1999-10-07 |
| DE69511791T2 true DE69511791T2 (de) | 2000-04-27 |
Family
ID=22955370
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE69511791T Expired - Fee Related DE69511791T2 (de) | 1994-05-31 | 1995-05-24 | Redundanzschema für Speicherschaltungen |
Country Status (7)
Families Citing this family (35)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3205501B2 (ja) * | 1996-03-12 | 2001-09-04 | シャープ株式会社 | アクティブマトリクス表示装置およびその修正方法 |
| US5698998A (en) * | 1996-04-12 | 1997-12-16 | Hewlett-Packard Co. | Fast, low power, differential sense amplifier |
| US5659259A (en) * | 1996-04-12 | 1997-08-19 | Hewlett-Packard Company | Circuit and method of sensing small voltage changes on highly capacitively loaded electronic signals |
| US5953745A (en) * | 1996-11-27 | 1999-09-14 | International Business Machines Corporation | Redundant memory array |
| US5917763A (en) * | 1997-09-12 | 1999-06-29 | Micron Technology, Inc. | Method and apparatus for repairing opens on global column lines |
| US6005813A (en) * | 1997-11-12 | 1999-12-21 | Micron Technology, Inc. | Device and method for repairing a semiconductor memory |
| US5982700A (en) * | 1998-05-21 | 1999-11-09 | Integrated Device Technology, Inc. | Buffer memory arrays having nonlinear columns for providing parallel data access capability and methods of operating same |
| US5999478A (en) * | 1998-05-21 | 1999-12-07 | Integrated Device Technology, Inc. | Highly integrated tri-port memory buffers having fast fall-through capability and methods of operating same |
| US5978307A (en) * | 1998-05-21 | 1999-11-02 | Integrated Device Technology, Inc. | Integrated circuit memory devices having partitioned multi-port memory arrays therein for increasing data bandwidth and methods of operating same |
| US6216205B1 (en) | 1998-05-21 | 2001-04-10 | Integrated Device Technology, Inc. | Methods of controlling memory buffers having tri-port cache arrays therein |
| KR100282226B1 (ko) * | 1998-06-24 | 2001-02-15 | 김영환 | 반도체 메모리의 구제회로 |
| KR100281284B1 (ko) * | 1998-06-29 | 2001-02-01 | 김영환 | 컬럼 리던던시 회로 |
| US6134176A (en) * | 1998-11-24 | 2000-10-17 | Proebsting; Robert J. | Disabling a defective element in an integrated circuit device having redundant elements |
| TW451209B (en) * | 1998-12-22 | 2001-08-21 | Infineon Technologies Ag | Integrated memory with redundance |
| US6115302A (en) * | 1999-04-07 | 2000-09-05 | Proebsting; Robert J. | Disabling a decoder for a defective element in an integrated circuit device having redundant elements |
| US6157584A (en) * | 1999-05-20 | 2000-12-05 | Advanced Micro Devices, Inc. | Redundancy circuit and method for semiconductor memory |
| US6258642B1 (en) | 1999-05-20 | 2001-07-10 | Advanced Micro Devices, Inc. | Use of functional memory cells as guard cells in a semiconductor memory |
| US6188596B1 (en) | 1999-05-20 | 2001-02-13 | Advanced Micro Devices, Inc. | Layout for semiconductor memory including multi-level sensing |
| KR100399898B1 (ko) * | 1999-05-27 | 2003-09-29 | 주식회사 하이닉스반도체 | 반도체 메모리의 칼럼 구제 회로 |
| KR100322538B1 (ko) * | 1999-07-05 | 2002-03-18 | 윤종용 | 래치 셀을 채용하는 리던던시 회로 |
| JP2001036033A (ja) * | 1999-07-16 | 2001-02-09 | Mitsubishi Electric Corp | 半導体記憶装置 |
| CN100382202C (zh) * | 2002-01-23 | 2008-04-16 | 旺宏电子股份有限公司 | 动态地隐藏存储器缺陷的方法及装置 |
| US6879530B2 (en) * | 2002-07-18 | 2005-04-12 | Micron Technology, Inc. | Apparatus for dynamically repairing a semiconductor memory |
| EP1422052B1 (en) * | 2002-11-20 | 2009-05-13 | Joaquin Devesa Company | Procedure for construction of multi-layer cylindrical containers and containers so obtained |
| US6985391B2 (en) * | 2004-05-07 | 2006-01-10 | Micron Technology, Inc. | High speed redundant data sensing method and apparatus |
| US7088613B2 (en) * | 2004-05-14 | 2006-08-08 | Macronix International Co., Ltd. | Method for controlling current during read and program operations of programmable diode |
| US7035152B1 (en) * | 2004-10-14 | 2006-04-25 | Micron Technology, Inc. | System and method for redundancy memory decoding |
| US7224626B2 (en) * | 2005-04-18 | 2007-05-29 | Infineon Technologies Ag | Redundancy circuits for semiconductor memory |
| US7215586B2 (en) * | 2005-06-29 | 2007-05-08 | Micron Technology, Inc. | Apparatus and method for repairing a semiconductor memory |
| US7484138B2 (en) * | 2006-06-09 | 2009-01-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method and system for improving reliability of memory device |
| US20080229161A1 (en) * | 2007-03-16 | 2008-09-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Memory products and manufacturing methods thereof |
| US8379447B2 (en) * | 2010-06-30 | 2013-02-19 | Texas Instruments Incorporated | Memory bit redundant vias |
| CN109656129A (zh) * | 2019-03-05 | 2019-04-19 | 北京龙鼎源科技股份有限公司 | 一种输入输出模块冗余方法、装置及系统 |
| US11302415B2 (en) | 2019-12-12 | 2022-04-12 | Marvell Asia Pte, Ltd. | Row address comparator for a row redundancy control circuit in a memory |
| US11710531B2 (en) * | 2019-12-30 | 2023-07-25 | Micron Technology, Inc. | Memory redundancy repair |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58164099A (ja) * | 1982-03-25 | 1983-09-28 | Toshiba Corp | 半導体メモリ− |
| US4464754A (en) * | 1982-03-26 | 1984-08-07 | Rca Corporation | Memory system with redundancy for error avoidance |
| JPS59161860A (ja) * | 1983-03-07 | 1984-09-12 | Hitachi Ltd | 半導体メモリ装置 |
| US4577294A (en) * | 1983-04-18 | 1986-03-18 | Advanced Micro Devices, Inc. | Redundant memory circuit and method of programming and verifying the circuit |
| US4687951A (en) * | 1984-10-29 | 1987-08-18 | Texas Instruments Incorporated | Fuse link for varying chip operating parameters |
| US5265047A (en) * | 1992-03-09 | 1993-11-23 | Monolithic System Technology | High density SRAM circuit with single-ended memory cells |
| JP2917722B2 (ja) * | 1993-01-07 | 1999-07-12 | 日本電気株式会社 | 電気的書込消去可能な不揮発性半導体記憶装置 |
-
1994
- 1994-05-31 US US08/252,284 patent/US5495445A/en not_active Expired - Lifetime
-
1995
- 1995-05-13 TW TW084104746A patent/TW270259B/zh active
- 1995-05-22 JP JP12267895A patent/JP3167583B2/ja not_active Expired - Fee Related
- 1995-05-24 DE DE69511791T patent/DE69511791T2/de not_active Expired - Fee Related
- 1995-05-24 EP EP95107895A patent/EP0690381B1/en not_active Expired - Lifetime
- 1995-05-26 KR KR1019950013414A patent/KR100368565B1/ko not_active Expired - Lifetime
- 1995-05-30 CN CNB951060554A patent/CN1136579C/zh not_active Expired - Fee Related
- 1995-08-17 US US08/515,616 patent/US5572471A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| CN1136579C (zh) | 2004-01-28 |
| EP0690381B1 (en) | 1999-09-01 |
| JP3167583B2 (ja) | 2001-05-21 |
| TW270259B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1996-02-11 |
| US5572471A (en) | 1996-11-05 |
| US5495445A (en) | 1996-02-27 |
| KR950034277A (ko) | 1995-12-28 |
| EP0690381A1 (en) | 1996-01-03 |
| DE69511791D1 (de) | 1999-10-07 |
| JPH07326200A (ja) | 1995-12-12 |
| KR100368565B1 (ko) | 2003-03-29 |
| CN1121247A (zh) | 1996-04-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69511791T2 (de) | Redundanzschema für Speicherschaltungen | |
| DE69128021T2 (de) | Lese-/Schreibe-Speicher mit einem verbesserten Schreibtreiber | |
| DE2313917C3 (de) | Speicher mit redundanten Speicherstellen | |
| DE69428306T2 (de) | Takterzeugungsschaltung mit kompensierten Herstellungsschwankungen | |
| DE4101396C2 (de) | Halbleiterspeichervorrichtung | |
| DE69811181T2 (de) | Leseverfahren für ferroelektrischen 1T/1C-Speicher | |
| DE4214970C2 (de) | Halbleiterspeichereinrichtung und Betriebsverfahren dafür | |
| DE69419575T2 (de) | Integrierte Halbleiterschaltungsanordnung | |
| DE602004006848T2 (de) | Test für schwache sram-zellen | |
| DE69322725T2 (de) | Halbleiterspeicheranordnung | |
| DE69115741T2 (de) | Kurzschlussdetektor für Speichermatrix | |
| DE112006000516T5 (de) | Schneller Leseanschluss für Registerdatei | |
| DE69416267T2 (de) | Halbleiter-Speicheranordnung mit Schieberschaltung, welche zwischen Datenbuslinien und Pufferschaltungen verbunden ist, zur Umsetzung von Verbindungen dazwischen | |
| DE60316510T2 (de) | Inhaltsadressierbare Speicheranordnung und zugehöriges Betriebsverfahren | |
| DE19983711B3 (de) | Wortleitungstreiber für Halbleiterspeicher | |
| DE69317944T2 (de) | Integrierte Speicherschaltung | |
| EP0283907A1 (de) | Schaltungsanordnung und Verfahren zum Testen von Speicherzellen | |
| DE69122430T2 (de) | Restitutionsschaltkreis für individuelle Bit-Leitungen | |
| DE4238062A1 (en) | Multi-port memory e.g. for register file in microprocessor - has several access devices for individual cells and simultaneous access blocking | |
| DE102008049062A1 (de) | Speicherzelle, Speicherbaustein, Baustein und Verfahren zum Zugreifen auf eine Speicherzelle | |
| DE3884062T2 (de) | Programmierbare logische Einrichtung. | |
| DE68918136T2 (de) | Nichtflüchtige Speicherschaltung mit niedriger Leistung und grossem Betriebsspannungsbereich. | |
| DE69019438T2 (de) | MOS-Typ-Halbleiterspeicheranordnung. | |
| DE69624312T2 (de) | DRAM-Signalspielraumprüfverfahren | |
| DE3783493T2 (de) | Halbleiterspeicheranordnung. |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8364 | No opposition during term of opposition | ||
| 8339 | Ceased/non-payment of the annual fee |