DE3684573D1 - Programmierbare logische vorrichtung. - Google Patents

Programmierbare logische vorrichtung.

Info

Publication number
DE3684573D1
DE3684573D1 DE8686309319T DE3684573T DE3684573D1 DE 3684573 D1 DE3684573 D1 DE 3684573D1 DE 8686309319 T DE8686309319 T DE 8686309319T DE 3684573 T DE3684573 T DE 3684573T DE 3684573 D1 DE3684573 D1 DE 3684573D1
Authority
DE
Germany
Prior art keywords
registers
programmable
input
buried
output port
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE8686309319T
Other languages
English (en)
Inventor
Om P Agrawal
Kapil Shankar
Fares Mubarak
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Vantis Corp
Original Assignee
Advanced Micro Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Micro Devices Inc filed Critical Advanced Micro Devices Inc
Application granted granted Critical
Publication of DE3684573D1 publication Critical patent/DE3684573D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318516—Test of programmable logic devices [PLDs]
    • G01R31/318519—Test of field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318516—Test of programmable logic devices [PLDs]
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318572—Input/Output interfaces
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1735—Controllable logic circuits by wiring, e.g. uncommitted logic arrays
    • H03K19/1736—Controllable logic circuits by wiring, e.g. uncommitted logic arrays in which the wiring can be modified
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H03K19/17708—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
    • H03K19/17716—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays with synchronous operation, i.e. using clock signals, e.g. of I/O or coupling register
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17736—Structural details of routing resources
    • H03K19/17744—Structural details of routing resources for input/output signals

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Logic Circuits (AREA)
DE8686309319T 1985-12-06 1986-11-28 Programmierbare logische vorrichtung. Expired - Lifetime DE3684573D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US80615885A 1985-12-06 1985-12-06

Publications (1)

Publication Number Publication Date
DE3684573D1 true DE3684573D1 (de) 1992-04-30

Family

ID=25193456

Family Applications (2)

Application Number Title Priority Date Filing Date
DE3650401T Expired - Fee Related DE3650401T2 (de) 1985-12-06 1986-11-28 Programmierbare logische Schaltung mit konfigurierbarer Freigabe des Ausgangs.
DE8686309319T Expired - Lifetime DE3684573D1 (de) 1985-12-06 1986-11-28 Programmierbare logische vorrichtung.

Family Applications Before (1)

Application Number Title Priority Date Filing Date
DE3650401T Expired - Fee Related DE3650401T2 (de) 1985-12-06 1986-11-28 Programmierbare logische Schaltung mit konfigurierbarer Freigabe des Ausgangs.

Country Status (4)

Country Link
EP (3) EP0227329B1 (de)
JP (3) JP2562586B2 (de)
AT (2) ATE74243T1 (de)
DE (2) DE3650401T2 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2548301B2 (ja) * 1988-05-25 1996-10-30 富士通株式会社 プログラマブル論理回路装置
US5479649A (en) * 1992-05-01 1995-12-26 Advanced Micro Devices, Inc. Method and apparatus for forming a logical combination of signals from diagnostic nodes in an IC chip for passive observation at a dedicated diagnostic pin
US5553070A (en) * 1994-09-13 1996-09-03 Riley; Robert E. Data link module for time division multiplexing control systems
US5986465A (en) * 1996-04-09 1999-11-16 Altera Corporation Programmable logic integrated circuit architecture incorporating a global shareable expander
US6107822A (en) 1996-04-09 2000-08-22 Altera Corporation Logic element for a programmable logic integrated circuit
US6034540A (en) * 1997-04-08 2000-03-07 Altera Corporation Programmable logic integrated circuit architecture incorporating a lonely register
JP4206203B2 (ja) * 1999-03-04 2009-01-07 アルテラ コーポレイション プログラマブルロジック集積回路デバイスの相互接続ならびに入力／出力リソース
US7076663B2 (en) * 2001-11-06 2006-07-11 International Business Machines Corporation Integrated system security method
CN104678284B (zh) * 2013-12-03 2017-11-14 北京中电华大电子设计有限责任公司 一种提高芯片健壮性的新型测试控制电路和方法
CN117318734B (zh) * 2023-11-27 2024-02-02 芯来智融半导体科技(上海)有限公司 芯片信号发射电路及方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5483341A (en) * 1977-12-15 1979-07-03 Nec Corp Digital integrated circuit
JPS56153839A (en) * 1980-04-30 1981-11-28 Nec Corp Pla logical operation circuit
JPS5945722A (ja) * 1982-09-09 1984-03-14 Matsushita Electric Ind Co Ltd プログラマブルロジツクアレイ
US4771285A (en) * 1985-11-05 1988-09-13 Advanced Micro Devices, Inc. Programmable logic cell with flexible clocking and flexible feedback
JPH0573294A (ja) * 1991-09-17 1993-03-26 Mitsubishi Electric Corp マイクロプロセツサ

Also Published As

Publication number Publication date
DE3650401T2 (de) 1996-05-15
JPS62144416A (ja) 1987-06-27
EP0426655A3 (de) 1991-07-03
EP0426655A2 (de) 1991-05-08
JPH08256053A (ja) 1996-10-01
EP0227329A3 (en) 1989-01-25
DE3650401D1 (de) 1995-10-26
EP0227329A2 (de) 1987-07-01
JP2933206B2 (ja) 1999-08-09
JP2562586B2 (ja) 1996-12-11
EP0428503A2 (de) 1991-05-22
ATE74243T1 (de) 1992-04-15
EP0428503A3 (en) 1991-08-14
JPH08256052A (ja) 1996-10-01
ATE128291T1 (de) 1995-10-15
EP0428503B1 (de) 1995-09-20
JP2933207B2 (ja) 1999-08-09
EP0227329B1 (de) 1992-03-25

Similar Documents

Publication Publication Date Title
ATE73590T1 (de) Programmierbare eingangs/ausgangszelle.
DE3680373D1 (de) Programmierbares logisches speicherelement fuer programmierbare logische einrichtungen.
DE3579804D1 (de) Schaltungsanordnung fuer einen integrierten schaltkreis mit eingebauter selbsttest-konfiguration.
DE69713784D1 (de) Rekonfigurierbares rechnersystem
DE3687407D1 (de) Logische schaltung mit zusammengeschalteten mehrtorflip-flops.
KR920022673A (ko) 스위치 매트릭스에 의해 상호 연결되는 프로그래머블 로직블록
US4071902A (en) Reduced overhead for clock testing in a level system scan design (LSSD) system
TW371324B (en) Pattern generator with extended register programming
DE3684573D1 (de) Programmierbare logische vorrichtung.
DE3789573D1 (de) Programmierbares logisches Gerät.
KR960015205A (ko) 외부 핀신호를 다중화하는 장치를 포함하는 집적 프로세서
DE69026200D1 (de) Programmierbares logisches Feld
US4722070A (en) Multiple oscillation switching circuit
JPS5714922A (en) Storage device
US3790959A (en) Capacitive read only memory
SU617846A1 (ru) Делитель частоты на шесть
SU809135A1 (ru) Устройство дл синхронизации сис-ТЕМы ВычиСлиТЕльНыХ МАшиН
SU482899A1 (ru) Делитель на 5
JPS57166646A (en) Logical circuit
JPS57106238A (en) Semiconductor logical integrated circuit device
JPS56168270A (en) Logical device
JPS56121121A (en) Clock distribution system
JPS5725744A (en) Interleaving circuit
JPS5511624A (en) Holding device of multiple selection signal
JPS54111748A (en) Programmable logic array

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: VANTIS CORP.)N.D.GES.D.STAATES DELAWARE), SUNNYVAL

8339 Ceased/non-payment of the annual fee