JPS54111748A - Programmable logic array - Google Patents

Programmable logic array

Info

Publication number
JPS54111748A
JPS54111748A JP1948578A JP1948578A JPS54111748A JP S54111748 A JPS54111748 A JP S54111748A JP 1948578 A JP1948578 A JP 1948578A JP 1948578 A JP1948578 A JP 1948578A JP S54111748 A JPS54111748 A JP S54111748A
Authority
JP
Japan
Prior art keywords
term
programmable logic
logic array
circuits
series
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1948578A
Other languages
Japanese (ja)
Inventor
Koichi Fujita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP1948578A priority Critical patent/JPS54111748A/en
Publication of JPS54111748A publication Critical patent/JPS54111748A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17704Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns
    • H03K19/17708Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays
    • H03K19/17716Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays with synchronous operation, i.e. using clock signals, e.g. of I/O or coupling register
    • H03K19/1772Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form the logic functions being realised by the interconnection of rows and columns using an AND matrix followed by an OR matrix, i.e. programmable logic arrays with synchronous operation, i.e. using clock signals, e.g. of I/O or coupling register with synchronous operation of at least one of the logical matrixes

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)

Abstract

PURPOSE:To make small the chip size by reducing the number of elements and quickening the operation speed, through the input of timing signal is series with the OR term, in the programmable logic array constituted with AND term and OR term. CONSTITUTION:The input signals A, B, C and their inversion signals are inputted to the AND term 101 consisting of the NOR circuits 4, 5, 6, 7, and the different outputs 20S and 21S are introduced by multiplex in time sharing manner from the OR term 104 consisting of the AND and OR circuits 20 and 21. In consitituting this circuit on the semiconductor substrate, the timing signal T2 is inserted in series between the part 222 treating OR for the outputs 4S and 5S of the AND term 101 and the power supply 211, and the output line 221 is in common use with the output line of other AND OR circuit 212. Accordingly, the number of elements is reduced than the case with normal constitution and the length of wiring can be made shorter
JP1948578A 1978-02-21 1978-02-21 Programmable logic array Pending JPS54111748A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1948578A JPS54111748A (en) 1978-02-21 1978-02-21 Programmable logic array

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1948578A JPS54111748A (en) 1978-02-21 1978-02-21 Programmable logic array

Publications (1)

Publication Number Publication Date
JPS54111748A true JPS54111748A (en) 1979-09-01

Family

ID=12000644

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1948578A Pending JPS54111748A (en) 1978-02-21 1978-02-21 Programmable logic array

Country Status (1)

Country Link
JP (1) JPS54111748A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01138816A (en) * 1987-11-26 1989-05-31 Oki Electric Ind Co Ltd Pla circuit
JPH02133028U (en) * 1989-04-06 1990-11-05

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01138816A (en) * 1987-11-26 1989-05-31 Oki Electric Ind Co Ltd Pla circuit
JPH02133028U (en) * 1989-04-06 1990-11-05

Similar Documents

Publication Publication Date Title
AU6392686A (en) Digital intergrated circuit
GB1488944A (en) Circuit for eliminating contact bounce
JPS57116424A (en) Parallel-to-serial converting circuit
JPS52106693A (en) Integrated circuit
JPS54111748A (en) Programmable logic array
JPS5543684A (en) Picture display device
JPS5532177A (en) Logic wave generator
JPS56137591A (en) Semiconductor memory device
JPS5550734A (en) Programmable delay integrated circuit element
JPS5235535A (en) Semiconductor memory
JPS5534518A (en) Lsi parameter setting system
JPS5276837A (en) Buffer register transfer control
JPS5353281A (en) Semiconductor integrating circuit
UST956003I4 (en) Interconnect logic for a serial processor
JPS5283082A (en) Large scale integrated circuit chip
GB1330515A (en) Connection between integrated circuit devices or the like
JPS53121534A (en) Semiconductor logic circuit device
JPS54151333A (en) Memory system
JPS5511624A (en) Holding device of multiple selection signal
JPS52116129A (en) Logical circuit
JPS647752A (en) Switch monitoring device
JPS5580921A (en) Unifying system for power consumption
JPS644116A (en) Frequency dividing circuit
JPS5495161A (en) False random signal generator circuit
ATE89091T1 (en) MULTIVALUE ALE.