JPS54151333A - Memory system - Google Patents

Memory system

Info

Publication number
JPS54151333A
JPS54151333A JP6041278A JP6041278A JPS54151333A JP S54151333 A JPS54151333 A JP S54151333A JP 6041278 A JP6041278 A JP 6041278A JP 6041278 A JP6041278 A JP 6041278A JP S54151333 A JPS54151333 A JP S54151333A
Authority
JP
Japan
Prior art keywords
register
signal
block
instruction
ref
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6041278A
Other languages
Japanese (ja)
Inventor
Eiichi Izawa
Fumio Tsuzuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP6041278A priority Critical patent/JPS54151333A/en
Publication of JPS54151333A publication Critical patent/JPS54151333A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406Management or control of the refreshing or charge-regeneration cycles

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)

Abstract

PURPOSE:To enable to effectively process the refresh and the readout/write-in instruction, when they are instructed simultaneously to the memory unit using the memory element requiring refresh. CONSTITUTION:The readout/write-in(R/W) instruction and the refresh(REF) instruction are tentatively held to the registers 34, 35 via the AND circuits 31, 32, and the block coincidence signal representing the concidence of the both instructions, R/W block and REF block is stored in the register 36 via the AND circuit 33. R/W signal is delivered to the memory circuits 20 to 21 for the output of the register 34 and the inversion output of the register 36 via the AND circuit 40. In this case, R/W signal and REF signal are processed so that they can not be duplicated in the same block by controlling the register 34 through the output of the register 36 via the registers 37, 38, 39 and through the AND circuit 42 taking R/W inversion signal as one input.
JP6041278A 1978-05-20 1978-05-20 Memory system Pending JPS54151333A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6041278A JPS54151333A (en) 1978-05-20 1978-05-20 Memory system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6041278A JPS54151333A (en) 1978-05-20 1978-05-20 Memory system

Publications (1)

Publication Number Publication Date
JPS54151333A true JPS54151333A (en) 1979-11-28

Family

ID=13141431

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6041278A Pending JPS54151333A (en) 1978-05-20 1978-05-20 Memory system

Country Status (1)

Country Link
JP (1) JPS54151333A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60696A (en) * 1983-06-16 1985-01-05 Nippon Telegr & Teleph Corp <Ntt> Semiconductor memory
JPS61122994A (en) * 1984-11-19 1986-06-10 Fujitsu Ltd Dynamic type semiconductor storage device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60696A (en) * 1983-06-16 1985-01-05 Nippon Telegr & Teleph Corp <Ntt> Semiconductor memory
JPS61122994A (en) * 1984-11-19 1986-06-10 Fujitsu Ltd Dynamic type semiconductor storage device

Similar Documents

Publication Publication Date Title
JPS57182257A (en) Data interchange system of data processing system
JPS54151333A (en) Memory system
JPS5613587A (en) Refreshment system
JPS5247342A (en) Real time simulation system of input/output unit
JPS55108057A (en) Duplex control unit
JPS55135927A (en) Memory write-in control system
JPS5356936A (en) Transfer control system
JPS5591055A (en) Information process system
JPS5599668A (en) Nonsynchronous signal regulator
JPS54145447A (en) Input-output control system
JPS51144137A (en) Input/output data control unit
JPS5654509A (en) Sequence controller
JPS5384522A (en) Information transfer system
JPS5421229A (en) Data fetch system
JPS5469045A (en) Output control system
JPS553045A (en) Arithmetic control system
JPS5643850A (en) Intermultiplexer communication control system
JPS55150032A (en) Data transfer system
JPS5425642A (en) Input and output control system
JPS54160146A (en) Terminal control unit
JPS5528132A (en) Unit constitution and processing system
JPS5382107A (en) Register control system
JPS56124960A (en) Memory access circuit
JPS5469043A (en) Output contol system for lsi
JPS5251834A (en) Input/output bus switching device