DE3002343C2 - - Google Patents

Info

Publication number
DE3002343C2
DE3002343C2 DE3002343A DE3002343A DE3002343C2 DE 3002343 C2 DE3002343 C2 DE 3002343C2 DE 3002343 A DE3002343 A DE 3002343A DE 3002343 A DE3002343 A DE 3002343A DE 3002343 C2 DE3002343 C2 DE 3002343C2
Authority
DE
Germany
Prior art keywords
transistors
polycrystalline silicon
gates
wiring
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE3002343A
Other languages
German (de)
English (en)
Other versions
DE3002343A1 (de
Inventor
Tohru Tokio/Tokyo Jp Tsujide
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Publication of DE3002343A1 publication Critical patent/DE3002343A1/de
Application granted granted Critical
Publication of DE3002343C2 publication Critical patent/DE3002343C2/de
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53271—Conductive materials containing semiconductor material, e.g. polysilicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B10/00—Static random access memory [SRAM] devices
    • H10B10/12—Static random access memory [SRAM] devices comprising a MOSFET load element
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/903—FET configuration adapted for use as static memory cell

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Geometry (AREA)
  • Semiconductor Memories (AREA)
  • Static Random-Access Memory (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
DE19803002343 1979-01-23 1980-01-23 Integrierte halbleiterschaltung, speziell aus igfets Granted DE3002343A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP692579A JPS5598852A (en) 1979-01-23 1979-01-23 Memory device

Publications (2)

Publication Number Publication Date
DE3002343A1 DE3002343A1 (de) 1980-07-31
DE3002343C2 true DE3002343C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1988-08-11

Family

ID=11651816

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19803002343 Granted DE3002343A1 (de) 1979-01-23 1980-01-23 Integrierte halbleiterschaltung, speziell aus igfets

Country Status (3)

Country Link
US (1) US4481524A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS5598852A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3002343A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4613886A (en) * 1981-07-09 1986-09-23 Intel Corporation CMOS static memory cell
JPS58111347A (ja) * 1981-12-24 1983-07-02 Matsushita Electric Ind Co Ltd 半導体装置
JPS602781B2 (ja) * 1982-03-03 1985-01-23 富士通株式会社 半導体記憶装置
DE3380548D1 (en) * 1982-03-03 1989-10-12 Fujitsu Ltd A semiconductor memory device
US4554644A (en) * 1982-06-21 1985-11-19 Fairchild Camera & Instrument Corporation Static RAM cell
JPS5986923A (ja) * 1982-11-10 1984-05-19 Toshiba Corp 半導体装置
JPS59121853A (ja) * 1982-12-27 1984-07-14 Toshiba Corp 半導体装置
US4677742A (en) * 1983-01-18 1987-07-07 Energy Conversion Devices, Inc. Electronic matrix arrays and method for making the same
JPS601864A (ja) * 1983-06-20 1985-01-08 Toshiba Corp 半導体メモリ
JPS60206164A (ja) * 1984-03-30 1985-10-17 Toshiba Corp 半導体メモリ装置
US4710897A (en) * 1984-04-27 1987-12-01 Kabushiki Kaisha Toshiba Semiconductor memory device comprising six-transistor memory cells
US4679171A (en) * 1985-02-07 1987-07-07 Visic, Inc. MOS/CMOS memory cell
US5340762A (en) * 1985-04-01 1994-08-23 Fairchild Semiconductor Corporation Method of making small contactless RAM cell
US5072275A (en) * 1986-02-28 1991-12-10 Fairchild Semiconductor Corporation Small contactless RAM cell
US5100824A (en) * 1985-04-01 1992-03-31 National Semiconductor Corporation Method of making small contactless RAM cell
KR880700464A (ko) * 1985-07-29 1988-03-15 마이클 와이.엡스타인 집적 회로에 대한 세 레벨 상호 연결 기법
US4823314A (en) * 1985-12-13 1989-04-18 Intel Corporation Integrated circuit dual port static memory cell
US5132771A (en) * 1985-12-27 1992-07-21 Hitachi, Ltd. Semiconductor memory device having flip-flop circuits
US4974046A (en) * 1986-07-02 1990-11-27 National Seimconductor Corporation Bipolar transistor with polysilicon stringer base contact
US5063168A (en) * 1986-07-02 1991-11-05 National Semiconductor Corporation Process for making bipolar transistor with polysilicon stringer base contact
JPH0746702B2 (ja) * 1986-08-01 1995-05-17 株式会社日立製作所 半導体記憶装置
US4797804A (en) * 1987-03-09 1989-01-10 International Business Machines Corporation High density, high performance, single event upset immune data storage cell
US4876215A (en) * 1987-07-02 1989-10-24 Integrated Device Technology, Inc. Method of making a static ram cell with trench pull-down transistors and buried-layer ground plate
US4997783A (en) * 1987-07-02 1991-03-05 Integrated Device Technology, Inc. Static ram cell with trench pull-down transistors and buried-layer ground plate
US4987090A (en) * 1987-07-02 1991-01-22 Integrated Device Technology, Inc. Static ram cell with trench pull-down transistors and buried-layer ground plate
US4809226A (en) * 1987-10-28 1989-02-28 The United States Of America As Represented By The United States Department Of Energy Random access memory immune to single event upset using a T-resistor
JPH01152662A (ja) * 1987-12-09 1989-06-15 Fujitsu Ltd 半導体記憶装置
US5204990A (en) * 1988-09-07 1993-04-20 Texas Instruments Incorporated Memory cell with capacitance for single event upset protection
JPH0268107U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1988-11-15 1990-05-23
US5053848A (en) * 1988-12-16 1991-10-01 Texas Instruments Incorporated Apparatus for providing single event upset resistance for semiconductor devices
US5126279A (en) * 1988-12-19 1992-06-30 Micron Technology, Inc. Single polysilicon cross-coupled resistor, six-transistor SRAM cell design technique
JP2825520B2 (ja) * 1989-03-24 1998-11-18 株式会社日立製作所 半導体装置
JP2927463B2 (ja) * 1989-09-28 1999-07-28 株式会社日立製作所 半導体記憶装置
US5452247A (en) * 1989-12-20 1995-09-19 Fujitsu Limited Three-dimensional static random access memory device for avoiding disconnection among transistors of each memory cell
JPH04162668A (ja) * 1990-10-26 1992-06-08 Hitachi Ltd 半導体装置およびその製造方法
US5684320A (en) * 1991-01-09 1997-11-04 Fujitsu Limited Semiconductor device having transistor pair
JPH0661454A (ja) * 1992-08-10 1994-03-04 Hitachi Ltd 半導体集積回路装置
US5330929A (en) * 1992-10-05 1994-07-19 Motorola, Inc. Method of making a six transistor static random access memory cell
JP2872124B2 (ja) * 1996-07-15 1999-03-17 日本電気株式会社 Ｃｍｏｓ型スタティックメモリ
JP2000188340A (ja) * 1998-12-21 2000-07-04 Mitsubishi Electric Corp スタティック型半導体記憶装置およびその製造方法
JP4825999B2 (ja) * 1999-05-14 2011-11-30 ソニー株式会社 半導体記憶装置およびその製造方法
JP2008523607A (ja) * 2004-12-13 2008-07-03 東京エレクトロン株式会社 識別コードを有する半導体チップ、その製造方法及び半導体チップの管理システム
KR101984736B1 (ko) * 2012-10-09 2019-06-03 삼성디스플레이 주식회사 플렉서블 디스플레이 장치용 어레이 기판

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4021789A (en) * 1975-09-29 1977-05-03 International Business Machines Corporation Self-aligned integrated circuits
US4125854A (en) * 1976-12-02 1978-11-14 Mostek Corporation Symmetrical cell layout for static RAM
JPS5951146B2 (ja) * 1977-02-25 1984-12-12 沖電気工業株式会社 絶縁ゲ−ト型半導体集積回路の製造方法
US4209716A (en) * 1977-05-31 1980-06-24 Texas Instruments Incorporated Semiconductor integrated circuit with implanted resistor element in second-level polycrystalline silicon layer
JPS5828744B2 (ja) * 1977-05-31 1983-06-17 テキサス インスツルメンツ インコ−ポレイテツド シリコンゲ−ト型集積回路デバイスおよびその製造方法
US4132904A (en) * 1977-07-28 1979-01-02 Hughes Aircraft Company Volatile/non-volatile logic latch circuit
JPS5413779A (en) * 1977-07-04 1979-02-01 Toshiba Corp Semiconductor integrated circuit device
JPS5819143B2 (ja) * 1977-09-30 1983-04-16 株式会社東芝 半導体メモリ装置
JPS5567993A (en) * 1978-11-14 1980-05-22 Fujitsu Ltd Semiconductor memory unit
JPS5588356A (en) * 1978-12-27 1980-07-04 Hitachi Ltd Semiconductor device

Also Published As

Publication number Publication date
US4481524A (en) 1984-11-06
JPS5598852A (en) 1980-07-28
DE3002343A1 (de) 1980-07-31
JPS647508B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1989-02-09

Similar Documents

Publication Publication Date Title
DE3002343C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE69132627T2 (de) Halbleiter-bauteil
DE69513680T2 (de) Laterale hochspannungs-dmos-anordnung mit höherer driftzone
DE3121224C2 (de) MOS-Transistor für hohe Betriebsspannungen
DE69029618T2 (de) Verfahren zur Herstellung nichtflüchtiger Halbleiterspeicher
DE3816358C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE4123436C2 (de) Halbleitervorrichtung mit einem BiCMOS-Element und zugehöriges Herstellungsverfahren
DE3872803T2 (de) Selbstjustierende metallisierung einer halbleiteranordnung und verfahren zur selektiven wolframabscheidung.
DE69023423T2 (de) Masken-ROM-Herstellungsverfahren.
DE3937502C2 (de) Isoliereinrichtung für eine integrierte Schaltung und Verfahren zu deren Herstellung
DE3141195C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE2825433A1 (de) Halbleitervorrichtung und verfahren zu deren herstellung
DE2716691A1 (de) Feldeffekttransistor und verfahren zu dessen herstellung
DE2814973A1 (de) Halbleiterspeichervorrichtung und verfahren zu ihrer herstellung
DE3530897A1 (de) Integrierte halbleiterschaltung
DE2916426A1 (de) Halbleiteranordnung
DE19757417C2 (de) Integrierte Halbleiterschaltungsvorrichtung mit Hilfsmuster zum Ausgleichen der Dicke einer Zwischenniveau-Isolierstruktur
DE3224287C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE19525069C1 (de) Verfahren zur Herstellung einer integrierten CMOS-Schaltung
DE3122437A1 (de) Verfahren zum herstellen eines mos-bauelements
DE69226887T2 (de) Halbleiteranordnung und Verfahren zum Herstellen einer derartigen Halbleiteranordnung
DE4444686A1 (de) Halbleiterbauelement und Verfahren zu seiner Herstellung
DE19521006C2 (de) Halbleiterbauelement und Verfahren zu seiner Herstellung
DE19824209A1 (de) Halbleitervorrichtung
DE3931127C2 (de) Verfahren zum Herstellen einer Halbleitereinrichtung

Legal Events

Date Code Title Description
OB Request for examination as to novelty
OC Search report available
8110 Request for examination paragraph 44
8125 Change of the main classification

Ipc: G11C 11/40

D2 Grant after examination
8364 No opposition during term of opposition