US4797804A - High density, high performance, single event upset immune data storage cell - Google Patents
High density, high performance, single event upset immune data storage cell Download PDFInfo
- Publication number
- US4797804A US4797804A US07/023,426 US2342687A US4797804A US 4797804 A US4797804 A US 4797804A US 2342687 A US2342687 A US 2342687A US 4797804 A US4797804 A US 4797804A
- Authority
- US
- United States
- Prior art keywords
- node
- cell
- storage node
- single event
- polysilicon resistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 210000000352 storage cell Anatomy 0.000 title claims description 22
- 238000013500 data storage Methods 0.000 title description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 72
- 229920005591 polysilicon Polymers 0.000 claims abstract description 66
- 238000012546 transfer Methods 0.000 claims abstract description 31
- 239000002019 doping agent Substances 0.000 claims description 5
- 230000036039 immunity Effects 0.000 claims description 2
- 230000001771 impaired effect Effects 0.000 claims 1
- JJWKPURADFRFRB-UHFFFAOYSA-N carbonyl sulfide Chemical compound O=C=S JJWKPURADFRFRB-UHFFFAOYSA-N 0.000 abstract description 8
- 238000006880 cross-coupling reaction Methods 0.000 abstract description 6
- 230000009467 reduction Effects 0.000 abstract description 4
- 230000005865 ionizing radiation Effects 0.000 abstract description 3
- 230000000717 retained effect Effects 0.000 abstract description 2
- 238000009792 diffusion process Methods 0.000 description 29
- 239000003795 chemical substances by application Substances 0.000 description 27
- 210000004027 cell Anatomy 0.000 description 14
- 230000004044 response Effects 0.000 description 11
- 230000005669 field effect Effects 0.000 description 7
- 239000000758 substrate Substances 0.000 description 7
- 230000000694 effects Effects 0.000 description 6
- 230000007704 transition Effects 0.000 description 5
- 230000003014 reinforcing effect Effects 0.000 description 4
- 239000002772 conduction electron Substances 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000002411 adverse Effects 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 230000002301 combined effect Effects 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000011084 recovery Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000010351 charge transfer process Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 239000012634 fragment Substances 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000009738 saturating Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
- G11C11/4125—Cells incorporating circuit means for protecting against loss of information
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
- Y10S257/903—FET configuration adapted for use as static memory cell
Definitions
- the invention disclosed broadly relates to semiconductor devices and circuits and more particularly relates to an improved integrated circuit which is immune to single event upsets.
- VLSI very large scale integrated
- the N channel field effect transistor circuit technology will be the example used herein.
- the abbreviation NFET will be used herein to refer to an N channel field effect transistor device.
- Such devices are generally fabricated by forming an N-type conductivity source diffusion and N-type drain diffusion in the surface of a P-type conductivity silicon substrate. The channel region of the substrate separating the source and drain regions, is covered by a gate insulator layer and a gate electrode.
- An enhancement mode NFET is normally nonconducting between its source and drain and it can be switched into conduction by applying a positive potential to its gate electrode, with respect to the potential of its source.
- a depletion mode NFET is normally conducting between its source and drain and it can be switched into nonconduction by applying a negative potential to its gate electrode, with respect to the potential of its source.
- PFET will be used herein to refer to a P channel field effect transistor device.
- Such devices are generally fabricated by forming P-type conductivity source diffusion and P-type conductivity drain diffusions within an N-type conductivity diffusion called an N-well which, in turn, has been formed in the P-type semiconductor substrate for the integrated circuit.
- the channel region of the N-well separating the P-type source and drain diffusions is covered by the gate insulator layer and the gate electrode.
- An enhancement mode PFET is normally nonconducting between a source and drain when the gate-to-source potential is relatively negative, the opposite condition from that obtaining from an NFET device relative biasing.
- CMOS complementary MOS
- Another prior art approach to reducing the effect of a single event upset in disturbing the stored state in an NFET flip-flop storage cell is to provide a resistive element in the cross-coupling connection between the respective storage nodes of the cell.
- the purpose of the resistive element is to prevent the flow of charge from one node to the other node during the single event upset condition, thereby reducing the chances that the state of the cell will be disturbed.
- a significant disadvantage of such a prior art configuration is the reduction in the speed of operation of the flip-flop storage cell during normal write mode operations.
- the presence of the resistive device will increase the amount of time necessary to change the state of the flip-flop cell from a first binary state to a second binary state by flowing current from one node to the other node. It is this problem which is addressed by the invention disclosed and claimed herein.
- the data cell invention disclosed herein is a CMOS latch having a first CMOS inverter and a second CMOS inverter which have their respective storage nodes interconnected by cross-coupling connections which each include a gated polysilicon resistor.
- the respective storage nodes of the cell are connected through word line transfer gates to bit lines which serve to both write in and read out the state of the cell.
- the control gate of the word line transistors is also connected to the control gates of the respective gated polysilicon resistors in the cross-coupled connections for the cell.
- the gated polysilicon resistors are also not conductive.
- the gated polysilicon resistors are also made conductive, thereby offering a minimum resistance to charge which is to be transferred between the respective storage nodes of the cell.
- a single event upset condition when one or more of the sensitive regions of the cell undergo an abrupt charge transfer due to the presence of cosmic rays or other ionizing radiation phenomena, since the gated polysilicon resistors are in their high resistance state, they impede the flow of any charges between the respective storage nodes of the cell. In this manner, after the single event disturbance has dissipated, the cell will have retained its original stored binary state.
- an enhanced resistance to single event upset conditions is provided by the invention while not imposing significant reductions in the speed of operation during normal conditions.
- FIG. 1 is a schematic diagram of the invention in its steady state during normal conditions.
- FIG. 2 is a schematic circuit diagram of the invention during a write operation, during normal conditions.
- FIG. 3 is a cross-sectional diagram of the structure of the P channel FET device P2, illustrating its strongly reverse-biased drain diffusion 50, during the steady state condition shown in FIG. 1.
- FIG. 4 is a cross-sectional view of the FET devices NA and N1 which are N channel FET devices, the figure showing the strongly reverse-biased drain diffusion 52 for the steady state, normal condition of the circuit shown in FIG. 1.
- FIG. 5 illustrates voltage waveforms associated with the respective storage nodes of the invention, illustrating their behavior during a single event upset condition.
- the circuit is a CMOS flip-flop storage cell comprising a first inverter portion having the P channel FET device P1 and the N channel FET device N1 mutually connected to a first storage node A.
- Storage node A is connected through a word line N channel FET transfer device NA to the bit line BL.
- a second CMOS inverter is shown in FIG. 1 with the P channel FET device P2 and the N channel FET device N2 connected to the second storage node B.
- the second storage node B is connected through a second N channel FET transfer device NB to the second bit line BL'.
- the gates of the P channel device P1 and N channel device N1 are connected in common and are referred to as the node BG.
- the gates of the P channel FET device P2 and the N channel FET device N2 are connected in common and are referred to as the node AG.
- the first inverter is connected between the +V potential and ground and the second inverter is also connected between the +V potential and ground, as shown in FIG. 1.
- the storage node A for the first inverter has a cross-coupling connection through the gated polysilicon resistor R1 to the node AG connected to the gates of the devices P2 and N2.
- the storage node B for the second inverter is connected through a second gated polysilicon resistor R2 to the node BG of the gates for the devices P1 and N1.
- the control gates 32 and 32' of the gated polysilion resistors R1 and R2, respectively, are connected in common to the word line control terminal WL which is connected to the gates of the word line transfer FET devices NA and NB.
- gated polysilicon resistors R1 and R2 The purpose of the gated polysilicon resistors R1 and R2 is to serve as conductive paths for the transfer of charge during normal conditions when writing into the storage cell, and yet to serve as highly resistive impedances to the flow of current between the respective sides of the storage cell during single event upset conditions.
- the first gated polysilicon resistor R1 is formed on the surface of the insulating layer 20 of the integrated circuit, and consists of a layer of polycrystalline silicon 22 laid down on top of the insulating layer 20.
- the polysilicon layer 22 is doped to a high concentration of N-type conductivity dopant such as phosphorus, in the outer regions 24 and 28 and is doped to a lower conductivity by means of a lesser concentration of N-type dopant in the central, channel region 26.
- An example of the dimensions and dopant concentrations for the polysilicon layer 22 is as follows: thickness 0.25 microns, concentration of the regions 24 and 28 10 18 per cm 3 , and concentration in the region 26 is 10 15 per cm 3 .
- a layer of insulating layer such as silicon dioxide 34 which has a thin gate oxide region 30 juxtaposed with the channel region 26 and having a thickness of approximately 150 Angstroms.
- a conductor electrode 32 Positioned on the thin oxide layer 30 is a conductor electrode 32 which can be composed of a metal or which can be a second polycrystalline silicon layer.
- the effective resistance of the gated polysilicon resistor R1 between the nodes A and AG is, for example, approximately 200K Ohms.
- the gated polysilicon resistor R2 connected between the node B and the node BG has a structure which is similar to that described for the gated polysilicon resistor R1, with its designated portions 20', 22', 24', 26', 28', 30', 32' and 34' having the same structure and operation as that previously described for the unprimed reference numerals associated with the first gated polysilicon resistor R1.
- the operation of the gated polysilicon resistor R2 is the same as that which has been described for the operation of R1.
- the first binary state is associated with a relatively positive potential at node A and zero potential at node B.
- no enabling signal is applied to the word line WL and therefore the zero potential applied to the transfer gates NA and NB renders those devices in a nonconductive state and the zero potential applied to the gates 32 and 32' renders the gated polysilicon resistors R1 and R2, respectively, in a high resistance state.
- FIG. 3 illustrates the P channel FET device P2 which is positioned in its N-well which is positively biased to +V potential. In the storage state shown in FIG.
- the drain diffusion 50 of the P channel FET device P2 is strongly reverse-biased because the node B is at zero volts causing the diffusion 50 to be at zero volts whereas the N-well surrounding the diffusion 50 is at +V volts potential.
- a cosmic ray or other ionizing radiation causes the production of hole-electron pairs in the vicinity of the drain diffusion 50, the electrons are attracted to the positively biased N-well whereas the holes are attracted to the relatively negatively biased drain diffusion 50.
- this charge transfer at drain diffusion 50 would then be applied to the gates of the devices P1 and N1, thereby potentially transferring the disturbed condition at node B over to the node A, and from the node A to the node AG and then to the gates of devices P2 and N2, reinforcing the disturbed condition at node B, resulting in a bit-flip error.
- the high resistance of approximately 200K Ohms impedes the transfer of charges between the nodes B and BG.
- the high resistance of approximately 200K Ohms inhibits any feedback response between the nodes A and AG.
- the drain diffusion 50 will encounter up to a 7 picoCoulombs charge transfer having approximately a 0.1 nanosecond duration.
- the presence of the gated polysilicon resistor R2 in its high resistance state will prevent the transfer of that charge disturbance from the node B over to the gates of the devices P1 and N1.
- the presence of the gated polysilicon resistor R1 in its high resistance state will prevent the feedback of the disturbance from node A to the gates of devices P2 and N2.
- the combined effect that gated polysilicon resistors R2 and R1 have on the response of the flip-flop storage cell during a single event upset condition prevents the occurrence of bit-flip errors.
- N-type drain diffusion for the N channel transfer device NA and the N channel device N1.
- these devices will be built as is shown in FIG. 4.
- the devices will share a common drain diffusion 52 which is biased at +V volts in the binary storage state shown in FIG. 1.
- the P-type substrate within which the drain diffusion 52 is formed is biased at ground potential. This creates a strongly reverse-biased drain diffusion 52. If a single event upset condition occurs in the vicinity of the drain diffusion 52, the hole-electron pairs produced by that event will upset the steady state condition of the drain diffusion 52.
- the resultant charge pulse changes the stored charge state at the node A and, if there were a low resistance connection between the node A and the node AG, and a low resistance connection between the node B and the node BG, that charge could also affect the conduction states of the devices P2 and N2 and the feedback response could affect the conduction states of the devices P1 and N1.
- the gated polysilicon resistor R1 in the cross-coupled connection between the node A and the node AG of FIG.
- the high impedance state of approximately 200K Ohms for the resistor R1 will impede the transfer of charge between the node A and the node AG. Furthermore, by virtue of the presence of the gated polysilicon resistor R2 in the cross-coupled connection between the node B and the node BG of FIG. 1, the high impedance state of approximately 200K Ohms for resistor R2 will inhibit the feedback response between the node B and the node BG.
- the combination of gated polysilicon resistor R1 and gated polysilicon resistor R2 will prevent the bit-flip error condition from occurring when a single event upset condition occurs at drain diffusion 52.
- FIG. 2 shows the inventive circuit of FIG. 1 when it is desired to write the opposite storage state into the cell, from that which was shown for FIG. 1.
- the bit line BL is set to zero volts and the bit line BL' is set to the +V volts.
- the word line terminal is biased to +V volts, making the transfer devices NA and NB conductive, thereby applying the zero volt potential to the node A and the +V volt potential to the node B.
- the word line potential of +V is also applied to the gate electrodes 32 and 32' of the gated polysilicon resistors R1 and R2, respectively.
- the gated polysilicon resistor R2 turns on before the gated polysilicon resistor R1, because the polysilicon layer 22' of the resistor R2 was at zero volts in the beginning.
- the conduction of electrons which reside in the regions 24' and 28' of the resistor R2 are attracted to the relatively positive potential of the gate conductor 32', thereby making the channel region 26' conductive lowering the overall resistance of the gated polysilicon resistor R2 to approximately 2000 Ohms.
- the word line WL can return to its ground potential, thereby turning off the transfer devices NA and NB.
- the bit lines BL and BL' can also now resume their normal quiescent state. Since the potential of the word line WL resumes its zero volt potential, the gate electrodes 32 and 32' also resume their zero volt potential, thereby returning the gated polysilicon resistors R1 and R2, respectively, to their high resistance states of approximately 200K Ohms, respectively.
- the small amount of charge which will dissipate from nodes AG and BG during normal conditions can be replaced through small amounts of current which will flow through the gated polysilicon resistors R1 and R2, in their high resistance states.
- the resistance to single event upsets of the CMOS storage cell of FIG. 1 is enhanced while not adversely affecting the speed of operation of the storage cell during normal conditions.
- FIG. 5 is a plot of the voltage transitions which occur during single event upset conditions.
- the voltage curves in FIG. 5 correspond to the storage cell in FIG. 1 when it is in a quiescent state, storing binary information such that the nodes A and AG are at +V potential and nodes B and BG are at zero potential. If a single event upset condition occurs at node A, the voltage of node A undergoes an abrupt negative transition, momentarily saturating at a level near zero potential. The response of node AG to the single event disturbance at node A is tempered by the high resistance of gated polysilicon resistor R1, and consequently, node AG responds slowly.
- the response of node B to the single event disturbance at node A follows closely the tempered response of node AG as it slowly and weakly turns on device P2 while not fully turning off device N2.
- the response of node BG to the single event disturbance at node A is a further weakened and delayed replica of the transition experienced at node B, owing to the high resistance of gated polysilicon resistor R2. Consequently, the ability of node BG to respond quickly to a single event disturbance at node A does not exist due to the delays introduced into the response of the storage cell by the combined effect of gated polysilicon resistors R1 and R2.
- Bit-flip errors are avoided since a fast, reinforcing feedback at node BG is necessary to cause a single event upset when a single event upset condition occurs at node A. Therefore, once the charge transfer processes at node A have subsided, node A is charged high by device P1 whose originally on state has been essentially unaffected by the single event disturbance at node A, so the storage cell recovers to its initial binary state without upset. So as to ensure that the storage cell is never susceptible to bit-flip errors, the time constant describing the feedback response of the storage cell, T fb , is designed to be larger than the time constant describing the recovery of the disturbed node to its initial voltage level, T rec .
- T fb strongly depends on the designed value of high resistance for gated polysilicon resistors R1 and R2, while T rec is independent of the characteristics of gated polysilicon resistors R1 and R2. Therefore, the immunity of the storage cell to bit-flip errors is a controllable function of the storage cell design.
- the substituted FET device will fail badly in providing any enhancement to the resistance of the overall circuit to single event upsets. This is because of the presence of the PN junction formed by the N-type diffusion of the source or drain of the substituted FET device in the P-type substrate.
- the N-type diffusions of the substituted FET device which are connected to nodes A and AG will be biased at a relatively positive potential whereas as previously described, the P-type substrate is connected to the relatively negative ground potential.
- the N-type diffusions connected to nodes A and AG will be strongly reverse-biased.
- node AG If a single event upset condition occurs in the vicinity of the node AG, this N-type diffusion of the substituted FET device undergoes a negative voltage transition, shutting off device N2 while turning device P2 on. Consequently, node B charges high. Since the affected node, node AG, is resistively isolated by the high off-device channel resistance of the substituted FET on one side and the very high input gate resistance of devices P2 and N2, there exists no responsive path for the recovery of the node AG to its initial state. Therefore, node AG remains in its disturbed, low state for an indefinite time period and consequently node B remains high for an indefinite time period.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Semiconductor Memories (AREA)
- Static Random-Access Memory (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Description
Claims (4)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/023,426 US4797804A (en) | 1987-03-09 | 1987-03-09 | High density, high performance, single event upset immune data storage cell |
JP63008597A JPS63229748A (en) | 1987-03-09 | 1988-01-20 | Cmos memory cell |
DE8888100947T DE3877381T2 (en) | 1987-03-09 | 1988-01-22 | CMOS FLIP FLOP STORAGE CELL. |
EP88100947A EP0281741B1 (en) | 1987-03-09 | 1988-01-22 | Cmos flip-flop storage cell |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/023,426 US4797804A (en) | 1987-03-09 | 1987-03-09 | High density, high performance, single event upset immune data storage cell |
Publications (1)
Publication Number | Publication Date |
---|---|
US4797804A true US4797804A (en) | 1989-01-10 |
Family
ID=21815023
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US07/023,426 Expired - Lifetime US4797804A (en) | 1987-03-09 | 1987-03-09 | High density, high performance, single event upset immune data storage cell |
Country Status (4)
Country | Link |
---|---|
US (1) | US4797804A (en) |
EP (1) | EP0281741B1 (en) |
JP (1) | JPS63229748A (en) |
DE (1) | DE3877381T2 (en) |
Cited By (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4852060A (en) * | 1988-03-31 | 1989-07-25 | International Business Machines Corporation | Soft error resistant data storage cells |
US4912675A (en) * | 1988-09-07 | 1990-03-27 | Texas Instruments, Incorporated | Single event upset hardened memory cell |
US4914629A (en) * | 1988-09-07 | 1990-04-03 | Texas Instruments, Incorporated | Memory cell including single event upset rate reduction circuitry |
US4972391A (en) * | 1990-01-31 | 1990-11-20 | Juve Ronald A | Breast feeding timer |
US5020029A (en) * | 1989-07-05 | 1991-05-28 | Mitsubishi Denki Kabushiki Kaisha | Static semiconductor memory device with predetermined threshold voltages |
US5206533A (en) * | 1991-06-24 | 1993-04-27 | Texas Instruments Incorporated | Transistor device with resistive coupling |
US5301146A (en) * | 1990-09-11 | 1994-04-05 | Kabushiki Kaisha Toshiba | Memory cell of SRAM used in environmental conditions of high-energy particle irradiation |
US5307142A (en) * | 1991-11-15 | 1994-04-26 | The United States Of America As Represented By The United States Department Of Energy | High performance static latches with complete single event upset immunity |
US5343423A (en) * | 1991-05-29 | 1994-08-30 | Rohm Co., Ltd. | FET memory device |
US5357461A (en) * | 1990-10-18 | 1994-10-18 | Nec Corporation | Output unit incorporated in semiconductor integrated circuit for preventing semiconductor substrate from fluctuating in voltage level |
US5631863A (en) * | 1995-02-14 | 1997-05-20 | Honeywell Inc. | Random access memory cell resistant to radiation induced upsets |
US5770892A (en) * | 1989-01-18 | 1998-06-23 | Sgs-Thomson Microelectronics, Inc. | Field effect device with polycrystalline silicon channel |
US5801396A (en) * | 1989-01-18 | 1998-09-01 | Stmicroelectronics, Inc. | Inverted field-effect device with polycrystalline silicon/germanium channel |
US6058041A (en) * | 1998-12-23 | 2000-05-02 | Honeywell Inc. | SEU hardening circuit |
US6140684A (en) * | 1997-06-24 | 2000-10-31 | Stmicroelectronic, Inc. | SRAM cell structure with dielectric sidewall spacers and drain and channel regions defined along sidewall spacers |
US6180984B1 (en) * | 1998-12-23 | 2001-01-30 | Honeywell Inc. | Integrated circuit impedance device and method of manufacture therefor |
US6252433B1 (en) | 1999-05-12 | 2001-06-26 | Southwest Research Institute | Single event upset immune comparator |
US6369630B1 (en) | 1999-11-24 | 2002-04-09 | Bae Systems Information And Electronic Systems Integration Inc. | Single-event upset hardened reconfigurable bi-stable CMOS latch |
US6549443B1 (en) | 2001-05-16 | 2003-04-15 | Rockwell Collins, Inc. | Single event upset resistant semiconductor circuit element |
US6573773B2 (en) | 2000-02-04 | 2003-06-03 | University Of New Mexico | Conflict free radiation tolerant storage cell |
US6624677B1 (en) | 2002-07-08 | 2003-09-23 | International Business Machines Corporation | Radiation tolerant flip-flop |
US20040227551A1 (en) * | 2002-03-25 | 2004-11-18 | Gardner Harry N. | Error correcting latch |
US6831496B2 (en) | 2002-03-25 | 2004-12-14 | Aeroflex Utmc Microelectronic Systems, Inc. | Error correcting latch |
US20090034312A1 (en) * | 2007-06-18 | 2009-02-05 | Bae Systems Information And Electronic Systems Integration Inc. | Single-event upset immune static random access memory cell circuit, system, and method |
US8081010B1 (en) | 2009-11-24 | 2011-12-20 | Ics, Llc | Self restoring logic |
US20120032264A1 (en) * | 2010-08-09 | 2012-02-09 | Fabio Alessio Marino | High density semiconductor latch |
US8189367B1 (en) * | 2007-02-23 | 2012-05-29 | Bae Systems Information And Electronic Systems Integration Inc. | Single event upset hardened static random access memory cell |
US10771054B2 (en) | 2016-09-26 | 2020-09-08 | Hs Elektronik Systeme Gmbh | Control circuit for solid state power controller |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003060087A (en) * | 2001-08-10 | 2003-02-28 | Mitsubishi Electric Corp | Semiconductor memory |
US6735110B1 (en) * | 2002-04-17 | 2004-05-11 | Xilinx, Inc. | Memory cells enhanced for resistance to single event upset |
JP4568471B2 (en) * | 2002-08-30 | 2010-10-27 | 三菱重工業株式会社 | Semiconductor memory circuit |
US7684232B1 (en) | 2007-09-11 | 2010-03-23 | Xilinx, Inc. | Memory cell for storing a data bit value despite atomic radiation |
RU2541894C1 (en) * | 2013-09-26 | 2015-02-20 | Федеральное государственное бюджетное учреждение науки Российской академии наук Научно-исследовательский институт системных исследований РАН (НИИСИ РАН) | Trigger for complementary microcircuit of metal-oxide-semiconductor structure |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3786282A (en) * | 1970-09-25 | 1974-01-15 | Hughes Aircraft Co | Radiation hardened flip flop |
US4416049A (en) * | 1970-05-30 | 1983-11-22 | Texas Instruments Incorporated | Semiconductor integrated circuit with vertical implanted polycrystalline silicon resistor |
US4420871A (en) * | 1980-10-06 | 1983-12-20 | Siemens Aktiengesellschaft | Method of producing a monolithically integrated two-transistor memory cell in accordance with MOS technology |
US4425574A (en) * | 1979-06-29 | 1984-01-10 | International Business Machines Corporation | Buried injector memory cell formed from vertical complementary bipolar transistor circuits and method of fabrication therefor |
US4432006A (en) * | 1979-08-30 | 1984-02-14 | Fujitsu Limited | Semiconductor memory device |
US4441246A (en) * | 1980-05-07 | 1984-04-10 | Texas Instruments Incorporated | Method of making memory cell by selective oxidation of polysilicon |
US4458262A (en) * | 1980-05-27 | 1984-07-03 | Supertex, Inc. | CMOS Device with ion-implanted channel-stop region and fabrication method therefor |
US4467519A (en) * | 1982-04-01 | 1984-08-28 | International Business Machines Corporation | Process for fabricating polycrystalline silicon film resistors |
US4481524A (en) * | 1979-01-23 | 1984-11-06 | Nippon Electric Co., Ltd. | Semiconductor memory device having stacked polycrystalline silicon layers |
US4638463A (en) * | 1985-01-24 | 1987-01-20 | International Business Machines Corporation | Fast writing circuit for a soft error protected storage cell |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3027175A1 (en) * | 1980-07-17 | 1982-02-11 | Siemens AG, 1000 Berlin und 8000 München | ARRANGEMENT FOR REDUCING THE RADIATION SENSITIVITY OF MEMORY CELLS DESIGNED IN INTEGRATED MOS CIRCUIT TECHNOLOGY |
EP0098417A3 (en) * | 1982-06-15 | 1986-12-30 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
KR940002772B1 (en) * | 1984-08-31 | 1994-04-02 | 가부시기가이샤 히다찌세이사꾸쇼 | Semiconductor integrated circuit and its manufacturing method |
US4621345A (en) * | 1984-12-17 | 1986-11-04 | International Business Machines Corporation | Soft error protection circuit for a storage cell |
DE3684214D1 (en) * | 1985-09-30 | 1992-04-16 | Honeywell Inc | RADIATION-RESISTANT STORAGE CELL. |
JPS63166260A (en) * | 1986-12-27 | 1988-07-09 | Mitsubishi Electric Corp | Semiconductor memory device |
JPH0687499B2 (en) * | 1986-12-27 | 1994-11-02 | 三菱電機株式会社 | Semiconductor memory device |
-
1987
- 1987-03-09 US US07/023,426 patent/US4797804A/en not_active Expired - Lifetime
-
1988
- 1988-01-20 JP JP63008597A patent/JPS63229748A/en active Granted
- 1988-01-22 EP EP88100947A patent/EP0281741B1/en not_active Expired - Lifetime
- 1988-01-22 DE DE8888100947T patent/DE3877381T2/en not_active Expired - Fee Related
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4416049A (en) * | 1970-05-30 | 1983-11-22 | Texas Instruments Incorporated | Semiconductor integrated circuit with vertical implanted polycrystalline silicon resistor |
US3786282A (en) * | 1970-09-25 | 1974-01-15 | Hughes Aircraft Co | Radiation hardened flip flop |
US4481524A (en) * | 1979-01-23 | 1984-11-06 | Nippon Electric Co., Ltd. | Semiconductor memory device having stacked polycrystalline silicon layers |
US4425574A (en) * | 1979-06-29 | 1984-01-10 | International Business Machines Corporation | Buried injector memory cell formed from vertical complementary bipolar transistor circuits and method of fabrication therefor |
US4432006A (en) * | 1979-08-30 | 1984-02-14 | Fujitsu Limited | Semiconductor memory device |
US4441246A (en) * | 1980-05-07 | 1984-04-10 | Texas Instruments Incorporated | Method of making memory cell by selective oxidation of polysilicon |
US4458262A (en) * | 1980-05-27 | 1984-07-03 | Supertex, Inc. | CMOS Device with ion-implanted channel-stop region and fabrication method therefor |
US4420871A (en) * | 1980-10-06 | 1983-12-20 | Siemens Aktiengesellschaft | Method of producing a monolithically integrated two-transistor memory cell in accordance with MOS technology |
US4467519A (en) * | 1982-04-01 | 1984-08-28 | International Business Machines Corporation | Process for fabricating polycrystalline silicon film resistors |
US4638463A (en) * | 1985-01-24 | 1987-01-20 | International Business Machines Corporation | Fast writing circuit for a soft error protected storage cell |
Non-Patent Citations (6)
Title |
---|
E. L. Peterson, et al., "Calculation of Cosmic-Ray Induced Soft Upsets and Scaling in VLSI Devices," IEEE Trans. Nucl. Sci., vol. NS-29, No. 6, Dec. 1982. |
E. L. Peterson, et al., "Suggested Single Event Upset Figure of Merit," IEEE Trans. Nucl. Sci., vol. NS-30, No. 6, Dec. 1983. |
E. L. Peterson, et al., Calculation of Cosmic Ray Induced Soft Upsets and Scaling in VLSI Devices, IEEE Trans. Nucl. Sci., vol. NS 29, No. 6, Dec. 1982. * |
E. L. Peterson, et al., Suggested Single Event Upset Figure of Merit, IEEE Trans. Nucl. Sci., vol. NS 30, No. 6, Dec. 1983. * |
S. S. Malhi, et al., "Characteristics and Three-Dimensional Integration of MOSFETs in Small-Grain LPCVD Polycrystalline Silicon," IEEE JSSC, vol. SC-20, No. 1, Feb. 1985. |
S. S. Malhi, et al., Characteristics and Three Dimensional Integration of MOSFETs in Small Grain LPCVD Polycrystalline Silicon, IEEE JSSC, vol. SC 20, No. 1, Feb. 1985. * |
Cited By (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4852060A (en) * | 1988-03-31 | 1989-07-25 | International Business Machines Corporation | Soft error resistant data storage cells |
US4912675A (en) * | 1988-09-07 | 1990-03-27 | Texas Instruments, Incorporated | Single event upset hardened memory cell |
US4914629A (en) * | 1988-09-07 | 1990-04-03 | Texas Instruments, Incorporated | Memory cell including single event upset rate reduction circuitry |
US5770892A (en) * | 1989-01-18 | 1998-06-23 | Sgs-Thomson Microelectronics, Inc. | Field effect device with polycrystalline silicon channel |
US5801396A (en) * | 1989-01-18 | 1998-09-01 | Stmicroelectronics, Inc. | Inverted field-effect device with polycrystalline silicon/germanium channel |
US5020029A (en) * | 1989-07-05 | 1991-05-28 | Mitsubishi Denki Kabushiki Kaisha | Static semiconductor memory device with predetermined threshold voltages |
US4972391A (en) * | 1990-01-31 | 1990-11-20 | Juve Ronald A | Breast feeding timer |
US5301146A (en) * | 1990-09-11 | 1994-04-05 | Kabushiki Kaisha Toshiba | Memory cell of SRAM used in environmental conditions of high-energy particle irradiation |
US5357461A (en) * | 1990-10-18 | 1994-10-18 | Nec Corporation | Output unit incorporated in semiconductor integrated circuit for preventing semiconductor substrate from fluctuating in voltage level |
US5343423A (en) * | 1991-05-29 | 1994-08-30 | Rohm Co., Ltd. | FET memory device |
US5310694A (en) * | 1991-06-24 | 1994-05-10 | Texas Instruments Incorporated | Method for forming a transistor device with resistive coupling |
US5206533A (en) * | 1991-06-24 | 1993-04-27 | Texas Instruments Incorporated | Transistor device with resistive coupling |
US5307142A (en) * | 1991-11-15 | 1994-04-26 | The United States Of America As Represented By The United States Department Of Energy | High performance static latches with complete single event upset immunity |
US5631863A (en) * | 1995-02-14 | 1997-05-20 | Honeywell Inc. | Random access memory cell resistant to radiation induced upsets |
US6140684A (en) * | 1997-06-24 | 2000-10-31 | Stmicroelectronic, Inc. | SRAM cell structure with dielectric sidewall spacers and drain and channel regions defined along sidewall spacers |
US6180984B1 (en) * | 1998-12-23 | 2001-01-30 | Honeywell Inc. | Integrated circuit impedance device and method of manufacture therefor |
US6058041A (en) * | 1998-12-23 | 2000-05-02 | Honeywell Inc. | SEU hardening circuit |
US6252433B1 (en) | 1999-05-12 | 2001-06-26 | Southwest Research Institute | Single event upset immune comparator |
US6369630B1 (en) | 1999-11-24 | 2002-04-09 | Bae Systems Information And Electronic Systems Integration Inc. | Single-event upset hardened reconfigurable bi-stable CMOS latch |
US6573773B2 (en) | 2000-02-04 | 2003-06-03 | University Of New Mexico | Conflict free radiation tolerant storage cell |
US6549443B1 (en) | 2001-05-16 | 2003-04-15 | Rockwell Collins, Inc. | Single event upset resistant semiconductor circuit element |
US7071749B2 (en) | 2002-03-25 | 2006-07-04 | Aeroflex Colorado Springs Inc. | Error correcting latch |
US20040227551A1 (en) * | 2002-03-25 | 2004-11-18 | Gardner Harry N. | Error correcting latch |
US6831496B2 (en) | 2002-03-25 | 2004-12-14 | Aeroflex Utmc Microelectronic Systems, Inc. | Error correcting latch |
US6624677B1 (en) | 2002-07-08 | 2003-09-23 | International Business Machines Corporation | Radiation tolerant flip-flop |
US8189367B1 (en) * | 2007-02-23 | 2012-05-29 | Bae Systems Information And Electronic Systems Integration Inc. | Single event upset hardened static random access memory cell |
US20090034312A1 (en) * | 2007-06-18 | 2009-02-05 | Bae Systems Information And Electronic Systems Integration Inc. | Single-event upset immune static random access memory cell circuit, system, and method |
US7876602B2 (en) * | 2007-06-18 | 2011-01-25 | Bae Systems Information And Electronic Systems Integration Inc. | Single-event upset immune static random access memory cell circuit, system, and method |
US20110026315A1 (en) * | 2007-06-18 | 2011-02-03 | Bae Systems Information And Electronic Systems Integration Inc. | Single-Event Upset Immune Static Random Access Memory Cell Circuit, System, And Method |
US8036023B2 (en) | 2007-06-18 | 2011-10-11 | Bae Systems Information And Electronic Systems Integration Inc. | Single-event upset immune static random access memory cell circuit |
US8081010B1 (en) | 2009-11-24 | 2011-12-20 | Ics, Llc | Self restoring logic |
US20120032264A1 (en) * | 2010-08-09 | 2012-02-09 | Fabio Alessio Marino | High density semiconductor latch |
US10771054B2 (en) | 2016-09-26 | 2020-09-08 | Hs Elektronik Systeme Gmbh | Control circuit for solid state power controller |
Also Published As
Publication number | Publication date |
---|---|
DE3877381D1 (en) | 1993-02-25 |
EP0281741B1 (en) | 1993-01-13 |
EP0281741A3 (en) | 1990-05-23 |
JPS63229748A (en) | 1988-09-26 |
DE3877381T2 (en) | 1993-07-15 |
JPH0586073B2 (en) | 1993-12-09 |
EP0281741A2 (en) | 1988-09-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4797804A (en) | High density, high performance, single event upset immune data storage cell | |
US4852060A (en) | Soft error resistant data storage cells | |
JP3359354B2 (en) | Electronic latch with improved dynamic negative feedback | |
EP1088310B1 (en) | Radiation hardened six transistor random access memory and memory device | |
JP4382290B2 (en) | SEU robust circuit | |
EP0217307B1 (en) | Radiation hard memory cell | |
JP2915011B2 (en) | Capacitive memory cells for protection against singleton disturbances. | |
US6271568B1 (en) | Voltage controlled resistance modulation for single event upset immunity | |
US5053848A (en) | Apparatus for providing single event upset resistance for semiconductor devices | |
JPH077089A (en) | Memory cell | |
US7872894B2 (en) | SRAM memory cell protected against current or voltage spikes | |
US5206533A (en) | Transistor device with resistive coupling | |
US4809226A (en) | Random access memory immune to single event upset using a T-resistor | |
US4638463A (en) | Fast writing circuit for a soft error protected storage cell | |
US5640341A (en) | Memory cell insensitive to collisions of heavy ions | |
US6888741B2 (en) | Secure and static 4T SRAM cells in EDRAM technology | |
US9564208B2 (en) | Low power radiation hardened memory cell | |
EP0727784B1 (en) | Random acces memory cell resistant to radiation induced upsets | |
US4621345A (en) | Soft error protection circuit for a storage cell | |
JPH02210691A (en) | Bi-stable logical circuit | |
JPS59172762A (en) | Semiconductor memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, ARMON Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:ROCKETT, LEONARD R. JR.;REEL/FRAME:004675/0668 Effective date: 19870304 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: LOCKHEED MARTIN CORPORATION, MARYLAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES, CORPORATION;REEL/FRAME:008430/0312 Effective date: 19960829 |
|
AS | Assignment |
Owner name: LOCKHEED MARTIN CORPORATION, MARYLAND Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:INTERNATIONAL BUSINESS MACHINES CORPORATION;LOCKHEED MARTIN FEDERAL SYSTEMS, INC.;REEL/FRAME:008732/0103;SIGNING DATES FROM 19960829 TO 19970620 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: BAE SYSTEMS INFORMATION AND ELECTRONIC SYSTEMS INT Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LOCKHEED MARTIN CORPORATION;REEL/FRAME:012287/0780 Effective date: 20001127 |