DE2967704D1 - Verfahren zur herstellung einer halbleiteranordnung mit einer isolierschicht. - Google Patents
Verfahren zur herstellung einer halbleiteranordnung mit einer isolierschicht.Info
- Publication number
- DE2967704D1 DE2967704D1 DE8484108806T DE2967704T DE2967704D1 DE 2967704 D1 DE2967704 D1 DE 2967704D1 DE 8484108806 T DE8484108806 T DE 8484108806T DE 2967704 T DE2967704 T DE 2967704T DE 2967704 D1 DE2967704 D1 DE 2967704D1
- Authority
- DE
- Germany
- Prior art keywords
- producing
- insulation layer
- semiconductor arrangement
- semiconductor
- arrangement
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000009413 insulation Methods 0.000 title 1
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/0214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being a silicon oxynitride, e.g. SiON or SiON:H
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/02252—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by plasma treatment, e.g. plasma oxidation of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
- H01L21/02329—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of nitrogen
- H01L21/02332—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of nitrogen into an oxide layer, e.g. changing SiO to SiON
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28202—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a nitrogen-containing ambient, e.g. nitride deposition, growth, oxynitridation, NH3 nitridation, N2O oxidation, thermal nitridation, RTN, plasma nitridation, RPN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/3143—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers
- H01L21/3144—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers on silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/318—Inorganic layers composed of nitrides
- H01L21/3185—Inorganic layers composed of nitrides of siliconnitrides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/03—Making the capacitor or connections thereto
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/02129—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being boron or phosphorus doped silicon oxides, e.g. BPSG, BSG or PSG
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/043—Dual dielectric
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/112—Nitridation, direct, of silicon
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/114—Nitrides of silicon
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Plasma & Fusion (AREA)
- Formation Of Insulating Films (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7161878A JPS54162967A (en) | 1978-06-14 | 1978-06-14 | Manufacture of semiconductor device |
JP7265478A JPS54163679A (en) | 1978-06-15 | 1978-06-15 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
DE2967704D1 true DE2967704D1 (de) | 1991-06-13 |
Family
ID=26412729
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8484108806T Expired - Fee Related DE2967704D1 (de) | 1978-06-14 | 1979-06-12 | Verfahren zur herstellung einer halbleiteranordnung mit einer isolierschicht. |
DE7979301114T Expired DE2967538D1 (en) | 1978-06-14 | 1979-06-12 | Process for producing a semiconductor device having an insulating layer of silicon dioxide covered by a film of silicon oxynitride |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE7979301114T Expired DE2967538D1 (en) | 1978-06-14 | 1979-06-12 | Process for producing a semiconductor device having an insulating layer of silicon dioxide covered by a film of silicon oxynitride |
Country Status (3)
Country | Link |
---|---|
US (2) | US4621277A (de) |
EP (2) | EP0006706B2 (de) |
DE (2) | DE2967704D1 (de) |
Families Citing this family (145)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5621372A (en) * | 1979-07-31 | 1981-02-27 | Fujitsu Ltd | Manufacture of semiconductor device |
EP0075875A3 (de) * | 1981-09-28 | 1986-07-02 | General Electric Company | Verfahren zur Herstellung von integrierten Schaltungen mit dielektrischen Isolationszonen |
CA1188419A (en) * | 1981-12-14 | 1985-06-04 | Yung-Chau Yen | Nonvolatile multilayer gate semiconductor memory device |
JPS58137245A (ja) * | 1982-02-10 | 1983-08-15 | Hitachi Ltd | 大規模半導体メモリ |
EP0118506A1 (de) * | 1982-08-12 | 1984-09-19 | Ncr Corporation | Nichtflüchtige halbleiterspeichervorrichtung |
US4876582A (en) * | 1983-05-02 | 1989-10-24 | Ncr Corporation | Crystallized silicon-on-insulator nonvolatile memory device |
JPH0614524B2 (ja) * | 1984-03-01 | 1994-02-23 | 株式会社東芝 | 半導体装置 |
US4698787A (en) * | 1984-11-21 | 1987-10-06 | Exel Microelectronics, Inc. | Single transistor electrically programmable memory device and method |
US4623912A (en) * | 1984-12-05 | 1986-11-18 | At&T Bell Laboratories | Nitrided silicon dioxide layers for semiconductor integrated circuits |
US6372596B1 (en) * | 1985-01-30 | 2002-04-16 | Texas Instruments Incorporated | Method of making horizontal bipolar transistor with insulated base structure |
US4735824A (en) * | 1985-05-31 | 1988-04-05 | Kabushiki Kaisha Toshiba | Method of manufacturing an MOS capacitor |
JPS62198153A (ja) * | 1986-02-26 | 1987-09-01 | Nec Corp | 半導体装置 |
US5528058A (en) * | 1986-03-21 | 1996-06-18 | Advanced Power Technology, Inc. | IGBT device with platinum lifetime control and reduced gaw |
US4823181A (en) * | 1986-05-09 | 1989-04-18 | Actel Corporation | Programmable low impedance anti-fuse element |
US5266829A (en) * | 1986-05-09 | 1993-11-30 | Actel Corporation | Electrically-programmable low-impedance anti-fuse element |
JPS6338248A (ja) * | 1986-08-04 | 1988-02-18 | Hitachi Ltd | 半導体装置およびその製造方法 |
US4725560A (en) * | 1986-09-08 | 1988-02-16 | International Business Machines Corp. | Silicon oxynitride storage node dielectric |
JPS63184340A (ja) * | 1986-09-08 | 1988-07-29 | Nec Corp | 半導体装置 |
US4740483A (en) * | 1987-03-02 | 1988-04-26 | Motorola, Inc. | Selective LPCVD tungsten deposition by nitridation of a dielectric |
NL8701357A (nl) * | 1987-06-11 | 1989-01-02 | Philips Nv | Halfgeleiderinrichting bevattende een condensator en een begraven passiveringslaag. |
US5065222A (en) * | 1987-11-11 | 1991-11-12 | Seiko Instruments Inc. | Semiconductor device having two-layered passivation film |
US4882649A (en) * | 1988-03-29 | 1989-11-21 | Texas Instruments Incorporated | Nitride/oxide/nitride capacitor dielectric |
US5254506A (en) * | 1988-12-20 | 1993-10-19 | Matsushita Electric Industrial Co., Ltd. | Method for the production of silicon oxynitride film where the nitrogen concentration at the wafer-oxynitride interface is 8 atomic precent or less |
US5874766A (en) * | 1988-12-20 | 1999-02-23 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device having an oxynitride film |
US5068711A (en) * | 1989-03-20 | 1991-11-26 | Fujitsu Limited | Semiconductor device having a planarized surface |
JPH02288235A (ja) * | 1989-04-27 | 1990-11-28 | Fujitsu Ltd | 半導設装置の製造方法 |
US5017979A (en) | 1989-04-28 | 1991-05-21 | Nippondenso Co., Ltd. | EEPROM semiconductor memory device |
US6373093B2 (en) | 1989-04-28 | 2002-04-16 | Nippondenso Corporation | Semiconductor memory device and method of manufacturing the same |
DE3933908A1 (de) * | 1989-10-11 | 1991-04-25 | Telefunken Electronic Gmbh | Verfahren zur herstellung einer integrierten mos-halbleiteranordnung |
US5198392A (en) * | 1989-11-20 | 1993-03-30 | Oki Electric Industry Co., Ltd. | Method of forming a nitrided silicon dioxide (SiOx Ny) film |
US5242848A (en) * | 1990-01-22 | 1993-09-07 | Silicon Storage Technology, Inc. | Self-aligned method of making a split gate single transistor non-volatile electrically alterable semiconductor memory device |
US5572054A (en) * | 1990-01-22 | 1996-11-05 | Silicon Storage Technology, Inc. | Method of operating a single transistor non-volatile electrically alterable semiconductor memory device |
WO1991011827A1 (en) * | 1990-01-29 | 1991-08-08 | Commtech International | Passivated silicon substrate |
JPH03252164A (ja) * | 1990-02-28 | 1991-11-11 | Sanyo Electric Co Ltd | 薄膜トランジスタ |
JPH0719777B2 (ja) * | 1990-08-10 | 1995-03-06 | 株式会社半導体プロセス研究所 | 半導体装置の製造方法 |
JPH04144278A (ja) * | 1990-10-05 | 1992-05-18 | Mitsubishi Electric Corp | 半導体記憶装置およびその製造方法 |
US5254489A (en) * | 1990-10-18 | 1993-10-19 | Nec Corporation | Method of manufacturing semiconductor device by forming first and second oxide films by use of nitridation |
JPH04192566A (ja) * | 1990-11-27 | 1992-07-10 | Terumo Corp | 半導体装置およびその製造方法 |
KR930009549B1 (ko) * | 1990-11-28 | 1993-10-06 | 현대전자산업 주식회사 | 고저항용 다결정 실리콘의 저항치 유지방법 |
KR940011483B1 (ko) * | 1990-11-28 | 1994-12-19 | 가부시끼가이샤 도시바 | 반도체 디바이스를 제조하기 위한 방법 및 이 방법에 의해 제조되는 반도체 디바이스 |
JP2667605B2 (ja) * | 1991-02-21 | 1997-10-27 | 株式会社東芝 | 不揮発性半導体記憶装置およびその製造方法 |
JP2976585B2 (ja) * | 1991-05-10 | 1999-11-10 | ソニー株式会社 | 半導体装置の製造方法 |
JP2722873B2 (ja) * | 1991-07-29 | 1998-03-09 | 日本電気株式会社 | 半導体装置およびその製造方法 |
JPH0575133A (ja) * | 1991-09-11 | 1993-03-26 | Rohm Co Ltd | 不揮発性記憶装置 |
US5250456A (en) * | 1991-09-13 | 1993-10-05 | Sgs-Thomson Microelectronics, Inc. | Method of forming an integrated circuit capacitor dielectric and a capacitor formed thereby |
US5449941A (en) * | 1991-10-29 | 1995-09-12 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor memory device |
US5334554A (en) * | 1992-01-24 | 1994-08-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Nitrogen plasma treatment to prevent field device leakage in VLSI processing |
US5726087A (en) * | 1992-04-30 | 1998-03-10 | Motorola, Inc. | Method of formation of semiconductor gate dielectric |
WO1993024959A1 (en) * | 1992-05-29 | 1993-12-09 | Citizen Watch Co., Ltd. | Semiconductor nonvolatile storage device, semiconductor device, and its manufacture method |
US5258333A (en) * | 1992-08-18 | 1993-11-02 | Intel Corporation | Composite dielectric for a semiconductor device and method of fabrication |
JP3057932B2 (ja) * | 1992-10-01 | 2000-07-04 | 三菱マテリアル株式会社 | セラミックス焼結体の接合方法 |
EP0617461B1 (de) * | 1993-03-24 | 1997-09-10 | AT&T Corp. | Verfahren zur Bildung dielektrischer Oxynitridschichten bei der Herstellung integrierter Schaltungen |
JPH06313899A (ja) * | 1993-04-30 | 1994-11-08 | Sharp Corp | 液晶表示装置 |
US5393702A (en) * | 1993-07-06 | 1995-02-28 | United Microelectronics Corporation | Via sidewall SOG nitridation for via filling |
US5559351A (en) * | 1993-07-13 | 1996-09-24 | Nippon Steel Corporation | Semiconductor element having Cr in silicon dioxide |
US5397720A (en) * | 1994-01-07 | 1995-03-14 | The Regents Of The University Of Texas System | Method of making MOS transistor having improved oxynitride dielectric |
WO1995024057A2 (en) * | 1994-03-03 | 1995-09-08 | Rohm Corporation | Low voltage one transistor flash eeprom cell using fowler-nordheim programming and erase |
TW236710B (de) * | 1994-04-08 | 1994-12-21 | ||
JP2576406B2 (ja) * | 1994-05-25 | 1997-01-29 | 日本電気株式会社 | 不揮発性メモリ装置およびその製造方法 |
US5512518A (en) * | 1994-06-06 | 1996-04-30 | Motorola, Inc. | Method of manufacture of multilayer dielectric on a III-V substrate |
US5712208A (en) * | 1994-06-09 | 1998-01-27 | Motorola, Inc. | Methods of formation of semiconductor composite gate dielectric having multiple incorporated atomic dopants |
US5780891A (en) | 1994-12-05 | 1998-07-14 | Micron Technology, Inc. | Nonvolatile floating gate memory with improved interploy dielectric |
US5780364A (en) * | 1994-12-12 | 1998-07-14 | Micron Technology, Inc. | Method to cure mobile ion contamination in semiconductor processing |
US5455204A (en) * | 1994-12-12 | 1995-10-03 | International Business Machines Corporation | Thin capacitor dielectric by rapid thermal processing |
JP3305901B2 (ja) * | 1994-12-14 | 2002-07-24 | 東芝マイクロエレクトロニクス株式会社 | 半導体装置の製造方法 |
KR0161112B1 (ko) * | 1995-01-11 | 1999-02-01 | 문정환 | 반도체 소자 격리방법 |
JP2871530B2 (ja) * | 1995-05-10 | 1999-03-17 | 日本電気株式会社 | 半導体装置の製造方法 |
KR0155879B1 (ko) * | 1995-09-13 | 1998-12-01 | 김광호 | 오산화 이탄탈륨 유전막 커패시터 제조방법 |
US6607946B1 (en) * | 1996-05-22 | 2003-08-19 | Micron Technology, Inc. | Process for growing a dielectric layer on a silicon-containing surface using a mixture of N2O and O3 |
US6110842A (en) * | 1996-06-07 | 2000-08-29 | Texas Instruments Incorporated | Method of forming multiple gate oxide thicknesses using high density plasma nitridation |
US5965270A (en) * | 1996-07-19 | 1999-10-12 | National Science Council | Metal/amorphous material/metal antifuse structure with a barrier enhancement layer |
KR100207485B1 (ko) * | 1996-07-23 | 1999-07-15 | 윤종용 | 반도체장치의 커패시터 제조방법 |
US6040249A (en) * | 1996-08-12 | 2000-03-21 | Texas Instruments Incorporated | Method of improving diffusion barrier properties of gate oxides by applying ions or free radicals of nitrogen in low energy |
CA2213034C (en) * | 1996-09-02 | 2002-12-17 | Murata Manufacturing Co., Ltd. | A semiconductor device with a passivation film |
US5939763A (en) * | 1996-09-05 | 1999-08-17 | Advanced Micro Devices, Inc. | Ultrathin oxynitride structure and process for VLSI applications |
US6319857B1 (en) * | 1996-09-16 | 2001-11-20 | Advanced Micro Devices, Inc. | Method of fabricating stacked N-O-N ultrathin gate dielectric structures |
US5985724A (en) * | 1996-10-01 | 1999-11-16 | Advanced Micro Devices, Inc. | Method for forming asymmetrical p-channel transistor having nitrided oxide patterned to selectively form a sidewall spacer |
US5893739A (en) * | 1996-10-01 | 1999-04-13 | Advanced Micro Devices, Inc. | Asymmetrical P-channel transistor having a boron migration barrier and a selectively formed sidewall spacer |
US5909622A (en) * | 1996-10-01 | 1999-06-01 | Advanced Micro Devices, Inc. | Asymmetrical p-channel transistor formed by nitrided oxide and large tilt angle LDD implant |
US5904523A (en) * | 1996-10-03 | 1999-05-18 | Lucent Technologies Inc. | Process for device fabrication in which a layer of oxynitride is formed at low temperatures |
KR100282413B1 (ko) * | 1996-10-24 | 2001-03-02 | 김영환 | 아산화질소 가스를 이용한 박막 형성 방법 |
US5969397A (en) * | 1996-11-26 | 1999-10-19 | Texas Instruments Incorporated | Low defect density composite dielectric |
US5960302A (en) * | 1996-12-31 | 1999-09-28 | Lucent Technologies, Inc. | Method of making a dielectric for an integrated circuit |
US6020274A (en) * | 1997-01-21 | 2000-02-01 | Advanced Micro Devices, Inc. | Method and system for using N2 plasma treatment to eliminate the outgassing defects at the interface of a stop layer and an oxide layer |
US5825611A (en) * | 1997-01-29 | 1998-10-20 | Vishay Sprague, Inc. | Doped sintered tantalum pellets with nitrogen in a capacitor |
US6185090B1 (en) | 1997-01-29 | 2001-02-06 | Vishay Sprague, Inc. | Method for doping sintered tantalum and niobium pellets with nitrogen |
US5861651A (en) * | 1997-02-28 | 1999-01-19 | Lucent Technologies Inc. | Field effect devices and capacitors with improved thin film dielectrics and method for making same |
JPH10256539A (ja) * | 1997-03-10 | 1998-09-25 | Fujitsu Ltd | 半導体装置及びその製造方法 |
US5801097A (en) * | 1997-03-10 | 1998-09-01 | Vanguard International Semiconductor Corporation | Thermal annealing method employing activated nitrogen for forming nitride layers |
US5963809A (en) * | 1997-06-26 | 1999-10-05 | Advanced Micro Devices, Inc. | Asymmetrical MOSFET with gate pattern after source/drain formation |
US6841439B1 (en) * | 1997-07-24 | 2005-01-11 | Texas Instruments Incorporated | High permittivity silicate gate dielectric |
US7115461B2 (en) * | 1997-07-24 | 2006-10-03 | Texas Instruments Incorporated | High permittivity silicate gate dielectric |
US5972804A (en) * | 1997-08-05 | 1999-10-26 | Motorola, Inc. | Process for forming a semiconductor device |
US5969382A (en) | 1997-11-03 | 1999-10-19 | Delco Electronics Corporation | EPROM in high density CMOS having added substrate diffusion |
US6566281B1 (en) * | 1997-10-15 | 2003-05-20 | International Business Machines Corporation | Nitrogen-rich barrier layer and structures formed |
US6168859B1 (en) * | 1998-01-29 | 2001-01-02 | The Dow Chemical Company | Filler powder comprising a partially coated alumina powder and process to make the filler powder |
US6150226A (en) * | 1998-02-03 | 2000-11-21 | Micron Technology, Inc. | Semiconductor processing methods, methods of forming capacitors, methods of forming silicon nitride, and methods of densifying silicon nitride layers |
US6087229A (en) * | 1998-03-09 | 2000-07-11 | Lsi Logic Corporation | Composite semiconductor gate dielectrics |
US6033998A (en) * | 1998-03-09 | 2000-03-07 | Lsi Logic Corporation | Method of forming variable thickness gate dielectrics |
TW457555B (en) * | 1998-03-09 | 2001-10-01 | Siemens Ag | Surface passivation using silicon oxynitride |
US6331468B1 (en) * | 1998-05-11 | 2001-12-18 | Lsi Logic Corporation | Formation of integrated circuit structure using one or more silicon layers for implantation and out-diffusion in formation of defect-free source/drain regions and also for subsequent formation of silicon nitride spacers |
JP3472482B2 (ja) * | 1998-06-30 | 2003-12-02 | 富士通株式会社 | 半導体装置の製造方法と製造装置 |
US6201276B1 (en) * | 1998-07-14 | 2001-03-13 | Micron Technology, Inc. | Method of fabricating semiconductor devices utilizing in situ passivation of dielectric thin films |
AU5616899A (en) * | 1998-07-17 | 2000-02-07 | Infineon Technologies, Ag | Passivation layer for power semiconductors with pn junctions appearing on the surface |
US6162687A (en) * | 1998-08-19 | 2000-12-19 | Advanced Micro Devices, Inc. | Method of manufacturing semiconductor device having oxide-nitride gate insulating layer |
US6228779B1 (en) * | 1998-11-06 | 2001-05-08 | Novellus Systems, Inc. | Ultra thin oxynitride and nitride/oxide stacked gate dielectrics fabricated by high pressure technology |
US6087236A (en) * | 1998-11-24 | 2000-07-11 | Intel Corporation | Integrated circuit with multiple gate dielectric structures |
US6335533B1 (en) | 1998-12-07 | 2002-01-01 | Advanced Micro Devices, Inc. | Electron microscopy sample having silicon nitride passivation layer |
US6667232B2 (en) * | 1998-12-08 | 2003-12-23 | Intel Corporation | Thin dielectric layers and non-thermal formation thereof |
US6245616B1 (en) * | 1999-01-06 | 2001-06-12 | International Business Machines Corporation | Method of forming oxynitride gate dielectric |
JP3350478B2 (ja) * | 1999-04-21 | 2002-11-25 | 宮城沖電気株式会社 | 半導体素子の製造方法 |
US6265297B1 (en) | 1999-09-01 | 2001-07-24 | Micron Technology, Inc. | Ammonia passivation of metal gate electrodes to inhibit oxidation of metal |
KR100682190B1 (ko) * | 1999-09-07 | 2007-02-12 | 동경 엘렉트론 주식회사 | 실리콘 산질화물을 포함하는 절연막의 형성 방법 및 장치 |
US6323143B1 (en) * | 2000-03-24 | 2001-11-27 | Taiwan Semiconductor Manufacturing Company | Method for making silicon nitride-oxide ultra-thin gate insulating layers for submicrometer field effect transistors |
US6559007B1 (en) * | 2000-04-06 | 2003-05-06 | Micron Technology, Inc. | Method for forming flash memory device having a tunnel dielectric comprising nitrided oxide |
US6833329B1 (en) | 2000-06-22 | 2004-12-21 | Micron Technology, Inc. | Methods of forming oxide regions over semiconductor substrates |
US6686298B1 (en) | 2000-06-22 | 2004-02-03 | Micron Technology, Inc. | Methods of forming structures over semiconductor substrates, and methods of forming transistors associated with semiconductor substrates |
US7081419B2 (en) * | 2000-06-28 | 2006-07-25 | Agere Systems Inc. | Gate dielectric structure for reducing boron penetration and current leakage |
AU2001280609A1 (en) * | 2000-07-20 | 2002-02-05 | North Carolina State University | High dielectric constant metal silicates formed by controlled metal-surface reactions |
US6660657B1 (en) * | 2000-08-07 | 2003-12-09 | Micron Technology, Inc. | Methods of incorporating nitrogen into silicon-oxide-containing layers |
US6348380B1 (en) * | 2000-08-25 | 2002-02-19 | Micron Technology, Inc. | Use of dilute steam ambient for improvement of flash devices |
US6458714B1 (en) | 2000-11-22 | 2002-10-01 | Micron Technology, Inc. | Method of selective oxidation in semiconductor manufacture |
US6893979B2 (en) * | 2001-03-15 | 2005-05-17 | International Business Machines Corporation | Method for improved plasma nitridation of ultra thin gate dielectrics |
US6878585B2 (en) | 2001-08-29 | 2005-04-12 | Micron Technology, Inc. | Methods of forming capacitors |
US6548422B1 (en) * | 2001-09-27 | 2003-04-15 | Agere Systems, Inc. | Method and structure for oxide/silicon nitride interface substructure improvements |
US6723599B2 (en) | 2001-12-03 | 2004-04-20 | Micron Technology, Inc. | Methods of forming capacitors and methods of forming capacitor dielectric layers |
JP4128396B2 (ja) * | 2002-06-07 | 2008-07-30 | 株式会社ルネサステクノロジ | 半導体装置の製造方法 |
US7067439B2 (en) | 2002-06-14 | 2006-06-27 | Applied Materials, Inc. | ALD metal oxide deposition process using direct oxidation |
US6780720B2 (en) * | 2002-07-01 | 2004-08-24 | International Business Machines Corporation | Method for fabricating a nitrided silicon-oxide gate dielectric |
US6833322B2 (en) * | 2002-10-17 | 2004-12-21 | Applied Materials, Inc. | Apparatuses and methods for depositing an oxide film |
US7291568B2 (en) * | 2003-08-26 | 2007-11-06 | International Business Machines Corporation | Method for fabricating a nitrided silicon-oxide gate dielectric |
JP3887364B2 (ja) * | 2003-09-19 | 2007-02-28 | 株式会社東芝 | 半導体装置の製造方法 |
JP4511307B2 (ja) * | 2004-02-10 | 2010-07-28 | セイコーエプソン株式会社 | ゲート絶縁膜、半導体素子、電子デバイスおよび電子機器 |
US8119210B2 (en) | 2004-05-21 | 2012-02-21 | Applied Materials, Inc. | Formation of a silicon oxynitride layer on a high-k dielectric material |
WO2006049130A1 (ja) * | 2004-11-05 | 2006-05-11 | Hitachi Kokusai Electric Inc. | 半導体装置の製造方法 |
US20060278942A1 (en) * | 2005-06-14 | 2006-12-14 | Innovative Micro Technology | Antistiction MEMS substrate and method of manufacture |
US7645710B2 (en) | 2006-03-09 | 2010-01-12 | Applied Materials, Inc. | Method and apparatus for fabricating a high dielectric constant transistor gate using a low energy plasma system |
US7678710B2 (en) | 2006-03-09 | 2010-03-16 | Applied Materials, Inc. | Method and apparatus for fabricating a high dielectric constant transistor gate using a low energy plasma system |
US7837838B2 (en) | 2006-03-09 | 2010-11-23 | Applied Materials, Inc. | Method of fabricating a high dielectric constant transistor gate using a low energy plasma apparatus |
JP5590886B2 (ja) | 2006-09-26 | 2014-09-17 | アプライド マテリアルズ インコーポレイテッド | 欠陥パシベーションのための高kゲート積層構造に対するフッ素プラズマ処理 |
KR101648927B1 (ko) | 2009-01-16 | 2016-08-17 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체 장치 및 그 제작 방법 |
US8492756B2 (en) | 2009-01-23 | 2013-07-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for manufacturing the same |
US10876986B2 (en) * | 2016-10-05 | 2020-12-29 | Hewlett-Packard Development Company, L.P. | Insulated sensors |
US9721895B1 (en) | 2016-10-06 | 2017-08-01 | International Business Machines Corporation | Self-formed liner for interconnect structures |
US11211399B2 (en) | 2019-08-15 | 2021-12-28 | Micron Technology, Inc. | Electronic apparatus with an oxide-only tunneling structure by a select gate tier, and related methods |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL151843B (nl) * | 1963-12-04 | 1976-12-15 | North American Aviation Inc | Halfgeleiderinrichting met ten minste twee in een vlak gelegen halfgeleidende gebieden, die onderling en ten opzichte van een dragerlichaam elektrisch zijn geisoleerd. |
US3385729A (en) * | 1964-10-26 | 1968-05-28 | North American Rockwell | Composite dual dielectric for isolation in integrated circuits and method of making |
DE1544287B2 (de) * | 1966-04-29 | 1975-12-04 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Verfahren zum Herstellen einer Schutzschicht aus Siliciumnitrid |
DE1696625C3 (de) * | 1966-10-07 | 1979-03-08 | Syumpei, Yamazaki | Verfahren zum Erzeugen einer Nitridschutzschicht auf einem Halbleiterkörper |
DE1644012B2 (de) * | 1967-05-07 | 1976-08-12 | Verfahren zum eindiffundieren von dotierungsstoff aus der gasphase in eine lokal mit einer siliciumnitridschicht maskierte halbleiteroberflaeche | |
US3520722A (en) * | 1967-05-10 | 1970-07-14 | Rca Corp | Fabrication of semiconductive devices with silicon nitride coatings |
US3549411A (en) * | 1967-06-27 | 1970-12-22 | Texas Instruments Inc | Method of preparing silicon nitride films |
RO55764A (de) * | 1969-04-24 | 1974-01-03 | ||
US3917495A (en) * | 1970-06-01 | 1975-11-04 | Gen Electric | Method of making improved planar devices including oxide-nitride composite layer |
US3967981A (en) * | 1971-01-14 | 1976-07-06 | Shumpei Yamazaki | Method for manufacturing a semiconductor field effort transistor |
US3924024A (en) * | 1973-04-02 | 1975-12-02 | Ncr Co | Process for fabricating MNOS non-volatile memories |
DE7322143U (de) * | 1973-06-14 | 1973-10-25 | Dresser Europe Sa | Bremsoelwechselgeraet |
NL7506594A (nl) * | 1975-06-04 | 1976-12-07 | Philips Nv | Werkwijze voor het vervaardigen van een halfge- leiderinrichting en halfgeleiderinrichting ver- vaardigd met behulp van de werkwijze. |
US4051273A (en) * | 1975-11-26 | 1977-09-27 | Ibm Corporation | Field effect transistor structure and method of making same |
US4066037A (en) * | 1975-12-17 | 1978-01-03 | Lfe Corportion | Apparatus for depositing dielectric films using a glow discharge |
US4056642A (en) * | 1976-05-14 | 1977-11-01 | Data General Corporation | Method of fabricating metal-semiconductor interfaces |
DE2742951A1 (de) * | 1977-09-23 | 1979-04-05 | Siemens Ag | Verfahren zum herstellen von mehrlagen-silizium-gate-strukturen auf einer halbleitenden siliziumschicht |
US4331737A (en) * | 1978-04-01 | 1982-05-25 | Zaidan Hojin Handotai Kenkyu Shinkokai | Oxynitride film and its manufacturing method |
JPS5845177B2 (ja) * | 1979-03-09 | 1983-10-07 | 富士通株式会社 | 半導体表面絶縁膜の形成法 |
US4238436A (en) * | 1979-05-10 | 1980-12-09 | General Instrument Corporation | Method of obtaining polycrystalline silicon |
US4331710A (en) * | 1980-09-08 | 1982-05-25 | Fujitsu Limited | Method of forming an insulation film on semiconductor device surface |
-
1979
- 1979-06-12 EP EP79301114A patent/EP0006706B2/de not_active Expired - Lifetime
- 1979-06-12 DE DE8484108806T patent/DE2967704D1/de not_active Expired - Fee Related
- 1979-06-12 EP EP82201230A patent/EP0072603B1/de not_active Expired
- 1979-06-12 DE DE7979301114T patent/DE2967538D1/de not_active Expired
-
1982
- 1982-04-28 US US06/372,720 patent/US4621277A/en not_active Expired - Lifetime
-
1989
- 1989-08-30 US US07/401,489 patent/US4980307A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US4621277A (en) | 1986-11-04 |
EP0072603A3 (en) | 1983-08-10 |
DE2967538D1 (en) | 1985-12-05 |
EP0006706A1 (de) | 1980-01-09 |
EP0072603A2 (de) | 1983-02-23 |
US4980307A (en) | 1990-12-25 |
EP0072603B1 (de) | 1986-10-01 |
EP0006706B1 (de) | 1985-10-30 |
EP0006706B2 (de) | 1993-03-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE2967704D1 (de) | Verfahren zur herstellung einer halbleiteranordnung mit einer isolierschicht. | |
DE3177250D1 (de) | Verfahren zur herstellung einer halbleiteranordnung mit dielektrischen isolationszonen. | |
DE3280182D1 (de) | Verfahren zur herstellung einer monokristallinen schicht. | |
DE3381880D1 (de) | Verfahren zur herstellung einer halbleiteranordnung mit einem diffusionsschritt. | |
AT360321B (de) | Verfahren zur herstellung einer suessstoffzube- reitung | |
DE3485924D1 (de) | Verfahren zur herstellung einer halbleiterlaservorrichtung. | |
ATA932977A (de) | Verfahren zur herstellung einer materialbahn | |
DE3482681D1 (de) | Verfahren zur herstellung einer integrierten schaltungsanordnung mit isolierwannen. | |
DD132091A5 (de) | Verfahren zur herstellung einer halbleiteranordnung | |
DE3686315D1 (de) | Verfahren zur herstellung einer halbleiterstruktur. | |
DE3582453D1 (de) | Verfahren zur herstellung einer dielektrischen isolation. | |
DE3381128D1 (de) | Verfahren zur herstellung einer isolationszone. | |
DE3381126D1 (de) | Verfahren zur herstellung einer monokristallinen halbleiterschicht. | |
AT374770B (de) | Verfahren zur herstellung einer aluminium-modefizierten kieselsaeure | |
DE3672570D1 (de) | Verfahren zur herstellung einer planaren halbleiteranordnung mit graeben. | |
DE3852510D1 (de) | Verfahren zur Herstellung einer leitenden oder supraleitenden dünnen Schicht. | |
AT358831B (de) | Verfahren zur herstellung einer materialschicht | |
DE3484526D1 (de) | Verfahren zur herstellung einer halbleiteranordnung. | |
AT362068B (de) | Verfahren zur herstellung einer serumalbumin- fraktion | |
DE3484733D1 (de) | Verfahren zur herstellung einer dielektrisch isolierten integrierten schaltungsanordnung. | |
DE3280219D1 (de) | Verfahren zur herstellung einer halbleiteranordnung mit ausgluehen eines halbleiterkoerpers. | |
DE3669806D1 (de) | Verfahren zur herstellung einer raeumlich periodischen halbleiter-schichtenfolge. | |
DE3486144D1 (de) | Verfahren zur herstellung einer halbleiteranordnung. | |
AT357570B (de) | Verfahren zur herstellung einer hydroxyver- bindung | |
DE3578263D1 (de) | Verfahren zur herstellung einer halbleiteranordnung. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |