CN1897261A - 半导体装置 - Google Patents

半导体装置 Download PDF

Info

Publication number
CN1897261A
CN1897261A CNA2006101062180A CN200610106218A CN1897261A CN 1897261 A CN1897261 A CN 1897261A CN A2006101062180 A CNA2006101062180 A CN A2006101062180A CN 200610106218 A CN200610106218 A CN 200610106218A CN 1897261 A CN1897261 A CN 1897261A
Authority
CN
China
Prior art keywords
semiconductor device
resin projection
firsts
resin
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA2006101062180A
Other languages
English (en)
Other versions
CN100438005C (zh
Inventor
桥元伸晃
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Publication of CN1897261A publication Critical patent/CN1897261A/zh
Application granted granted Critical
Publication of CN100438005C publication Critical patent/CN100438005C/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0237—Disposition of the redistribution layers
    • H01L2224/02377—Fan-in arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/0502—Disposition
    • H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/0502—Disposition
    • H01L2224/05024—Disposition the internal layer being disposed on a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05124—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05166—Titanium [Ti] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05184—Tungsten [W] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05541—Structure
    • H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01022—Titanium [Ti]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15788—Glasses, e.g. amorphous oxides, nitrides or fluorides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Bipolar Transistors (AREA)

Abstract

提供一种可靠性高的半导体装置。半导体装置包括：半导体基板(10)，其具有电极(14)；树脂突起(20)，其设置于半导体基板(10)上，且包含多个第一部分(22)和配置于相邻的两个第一部分(22)之间的第二部分(24)；以及配线(30)，其与电极(14)电连接，且形成为经过树脂突起(20)的任意的第一部分(22)上。第二部分(24)的侧面的基端部具有沿与树脂突起(20)延伸的方向交叉的方向延伸的部分(26)。

Description

半导体装置
技术领域
本发明涉及半导体装置。
背景技术
为了小型化电子器件，优选半导体装置的外型较小。但是，伴随半导体装置的分配任务的多样化，形成于半导体芯片中的集成电路的高集成化不断进步，伴随于此，半导体芯片的针脚(pin)数目不断增加。因此，目前正在进行可以同时满足半导体装置的小型化和集成电路的高集成化这两个要求的半导体装置的开发。
作为可以满足该要求的半导体装置，在半导体芯片上形成有配线这一类型的半导体装置受到瞩目(参照特开平2-272737号公报)。在该类型的半导体装置中，因为可以使半导体装置的外形与半导体芯片的外形大致相同，所以可以实现半导体装置的小型化。
但是，即使是该半导体装置，也要求高度可靠性。
发明内容
本发明的目的在于提供一种可靠性高的半导体装置。
(1)本发明的半导体装置，
包括：
半导体基板，其具有电极；
树脂突起，其设置于所述半导体基板上，包含多个第一部分和配置于相邻的两个所述第一部分之间的第二部分；以及
配线，其与所述电极电连接而构成，且形成为经过所述树脂突起的任意的所述第一部分上，
所述第二部分的侧面的基端部具有沿与所述树脂突起延伸的方向交叉的方向延伸的部分。根据本发明，可以增大连结相邻的两条配线的树脂突起的表面距离。因此，在相邻的两条配线之间，可以降低有效的电场强度，所以可以提供一种难以产生由迁移导致的电短路的可靠性高的半导体装置。
(2)在该半导体装置中，
相邻的两个所述第一部分可以沿与所述树脂突起延伸的方向交叉的方向错开配置而构成。
(3)在该半导体装置中，
相邻的两个所述第一部分也可以沿着所述树脂突起延伸的方向配置而构成，
所述第二部分可以具有宽度比所述第一部分窄的部分。
(4)在该半导体装置中，
所述第二部分的高度也可以比所述第一部分低。
(5)在该半导体装置中，
所述第一部分也可以全部呈相同的形状。
附图说明
图1(A)～图1(C)是用于说明应用了本发明的、实施方式的半导体装置的图；
图2是表示安装有应用了本发明的、实施方式的半导体装置的电子模块的图；
图3是用于说明应用了本发明的、实施方式的变形例的半导体装置的图；
图4是用于说明应用了本发明的、实施方式的变形例的半导体装置的图。
图中，1-半导体装置；10-半导体基板；12-集成电路；14-电极；16-钝化膜；20-树脂突起；22-第一部分；24-第二部分；25-凹部；26-部分；28-延设部；30-配线；40-树脂突起；42-第一部分；44-第二部分；45-基端部；50-树脂突起；52-第一部分；54-第二部分；55-部分。
具体实施方式
以下，参照附图说明应用了本发明的实施方式。不过，本发明并不限定于以下的实施方式。
图1(A)～图2是用于说明应用了本发明的、实施方式的半导体装置的图。在此，图1(A)是应用了本发明的、实施方式的半导体装置1的仰视图。又，图1(B)是图1(A)的IB-IB线剖面的局部放大图，图1(C)是图1(A)的IC-IC线剖面的局部放大图。而且，图2是表示安装有半导体装置1的电子模块的图。
如图1(A)～图1(C)所示，本实施方式的半导体装置包含半导体基板10。半导体基板10例如可以是硅基板。半导体基板10可以呈芯片状(参照图2)。此时，半导体基板10的形成有电极14的面(有源面)可以呈长方形。不过，半导体基板10的有源面也可以呈正方形(未图示)。或者，半导体基板10也可以呈晶片状。在半导体基板10，可以形成有一个或者多个(半导体芯片时是一个，半导体晶片时是多个)集成电路12(参照图1(C))。集成电路12的结构并不特别地限定，不过例如可以包含晶体管等有源元件、或者电阻、线圈、电容器等无源元件。
如图1(A)以及图1(C)所示，半导体基板10具有电极14。电极14可以与半导体基板10的内部电连接。电极14也可以与集成电路12电连接。或者，也可以包含未电连接于集成电路12的导电体，而总称为电极14。电极14可以是半导体基板的内部配线的一部分。此时，电极14也可以是半导体基板的内部配线中的利用于与外部的电连接的部分。电极14可以由铝或者铜等金属形成。电极14可以沿着半导体基板10的有源面的1条边排列。电极14也可以排列为锯齿状(参照图1(A))。不过，电极14也可以排列于1条假想的直线上(参照图3)。或者，电极14也可以无秩序排列。
如图1(B)以及图1(C)所示，半导体基板10可以具有钝化膜16。钝化膜16可以形成为使电极14露出。钝化膜16也可以具有使电极14露出的开口。钝化膜16也可以形成为局部地覆盖电极14。此时，钝化膜16也可以形成为覆盖电极14的周围。钝化膜例如可以是SiO2或者SiN等无机绝缘膜。或者，钝化膜16也可以是聚酰亚胺树脂等有机绝缘膜。
如图1(A)～图1(C)所示，本实施方式的半导体装置包含形成于半导体基板10上的树脂突起20。树脂突起20可以形成于钝化膜16上。树脂突起20的材料并不特别地限定，可以应用已经公知的任一的材料。例如，树脂突起20可以由聚酰亚胺树脂、硅改性聚酰亚胺树脂、环氧树脂、硅改性环氧树脂、苯并环丁烯(BCB；benzocyclobutene)、聚苯并噁唑(PBO；polybenzoxazole)等树脂形成。树脂突起20也可以沿着半导体基板10的形成有集成电路12的面(有源面)的边延伸。在半导体基板10的有源面呈长方形的情况下，树脂突起20例如也可以呈沿着有源面的长边延伸的形状。
树脂突起20包含多个第一部分22、以及配置于相邻的两个第一部分22之间的第二部分24。即，树脂突起20可以包含多个第一部分22和第二部分24，第一以及第二部分22、24可以交替地配置。如图1(B)所示，第一以及第二部分22、24也可以一体地形成。
第一部分22是树脂突起20中形成有后述的配线30的区域(与配线30重叠的区域)。如图1(A)所示，相邻的两个第一部分22可以沿与树脂突起20延伸的方向交叉的方向错开配置。此时，相邻的两个第一部分22也可以沿配线30延伸的方向错开配置。相邻的两个第一部分22的中心也可以沿与树脂突起20延伸的方向交叉的方向错开配置。在树脂突起20呈沿着半导体基板10的1条边延伸的形状的情况下，相邻的两个第一部分22也可以沿与该边交叉的方向错开配置。多个第一部分22也可以排列为锯齿状。而且，第二部分24的侧面的基端部具有沿与树脂突起20延伸的方向交叉的方向延伸的部分26(参照图1(A))。换言之，树脂突起20的第二部分24的底面(与半导体基板10对置的面)的外周可以具有沿与树脂突起20延伸的方向交叉的方向延伸的部分。第二部分24的侧面可以具有延伸设置于第一部分22的侧面且沿树脂突起20延伸的方向延伸的延设部28、和连结两个延设部28的连接部。连接部可以沿与树脂突起20延伸的方向交叉的方向延伸。
树脂突起20的表面可以是曲面。特别是，第一部分22的表面可以是曲面。此时，如图1(C)所示，树脂突起20(第一部分22)的剖面形状可以呈半圆状。而且，构成一个树脂突起20的多个第一部分22可以呈相同的形状。此时，第一部分22也可以全部呈相同的形状。又，第二部分24可以包含高度比第一部分22低的部分。第二部分24的高度也可以均比第一部分22低。即，如图1(B)所示，树脂突起20也可以呈具有设置于相邻的两个第一部分22之间的凹部25的形状。
另外，形成树脂突起20的方法并不特别地限定。树脂突起20例如通过使溅射的树脂材料固化(例如，热固化)而形成。或者，树脂突起20可以通过形成沿着1条直线的形状的树脂部并除去其一部分而形成。又，树脂突起20也可以通过模成型而形成。
如图1(A)～图2所示，本实施方式的半导体装置包含配线30。配线30与电极14电连接。配线30形成为到达树脂突起20上。配线30形成为经过树脂突起20的第一部分22上。配线30也可以形成为在树脂突起20的两侧，与半导体基板20接触。即，配线30也可以形成为越过树脂突起20。
配线30的构造以及材料并不特别地限定。例如，配线30可以由多层形成。此时，配线30可以包含由钛钨形成的第一层、和由金形成的第二层(未图示)。或者，配线30也可以由单层形成。
本实施方式的半导体装置1可以呈以上的结构。如上说明所述，树脂突起20的第二部分24的侧面的基端部具有沿与树脂突起20延伸的方向交叉的方向延伸的部分26。于是，可以增大连结相邻的两个第一部分22的、树脂突起20的基端部的表面距离。因此，在相邻的两条配线30之间，可以降低有效的电场强度，所以变得难以产生由迁移导致的电短路，另外，该构造不必存在于全部的树脂突起20，也可以(只)在特别是容易产生迁移的部位，例如电场强度高的树脂突起20之间采用。此时，在其它部位(相对地难以产生迁移的部位)，第二部分24的侧面可以不沿与树脂突起20延伸的方向交叉的方向偏离，而直线状地形成。
又，在制造半导体装置的工序中，有在树脂突起20的表面形成碳化层(或者等离子聚合层)的工序。碳化层或者等离子聚合层的绝缘电阻比树脂低，所以形成于碳化层或者等离子聚合层上的两条配线，与形成于树脂层上的两条配线相比，容易产生电短路。而且，若配线进一步微细化，或者间距变得狭窄，则存在该绝缘电阻的降低对半导体装置的可靠性产生影响之患。
鉴于此点，为了制造可靠性高的半导体装置，公知的有如下技术：除去相邻的两条配线之间的碳化层来确保配线间的绝缘电阻。例如，公知的有通过02等离子蚀刻，除去相邻的两条配线间的树脂层。在半导体装置1中，相邻的两个第一部分22之间的凹部25也可以通过以配线30为掩模，蚀刻树脂突起20而形成。不过，树脂突起20的基端部的表面具有接近与半导体基板10垂直的角度。因此，在现有的方法中，难以在短时间内可靠地除去形成于树脂突起20的基端部的表面的碳化层。又，若增大蚀刻时间，则存在损伤半导体基板的集成电路以及配线30之患。
但是，根据本发明，可以增大树脂突起20的第二部分24的侧面的基端部的距离。即，可以增大相邻的两条配线30之间的树脂突起20的表面距离。因此，即使是在树脂突起20的第二部分24的侧面的基端部形成有碳化层的情况(未完全除去，残留的情况)，也可以使得在相邻的两条配线30之间，难以产生电短路。
另外，如后述，配线30的与第一部分的上端部重叠的区域，作为半导体装置的外部端子而利用。即，树脂突起20(第一部分22)被朝向其它构件推压。此时，若第一部分呈相同的形状，则可以使施加于所有第一部分的压力均匀。因此，可以提供一种安装性优越的半导体装置。
又，树脂突起20也可以呈在相邻的两个第一部分22之间形成有凹部25的构造。于是，可以防止在树脂突起20的上端部，产生相邻的两条配线30间的迁移。
因此，根据本发明的半导体装置，可以提供一种安装性优越且电可靠性高的半导体装置。
另外，在电极14排列为锯齿状的情况下，相邻的两条配线30的、从电极14至树脂突起20的第一部分22的上端部的距离，可以相同。
图2表示安装有半导体装置1的电子模块1000。在图2所示的例中，半导体装置1安装于基板2。在此，基板2可以是刚性基板(例如，玻璃基板、硅基板)，也可以是挠性基板(例如，薄膜基板)。半导体装置1可以被搭载成，形成有配线30的面与基板2对置。此时，基板2的配线和半导体装置1的配线30可以接触并电连接。详细地说，基板2的配线、和配线30的与树脂突起20重叠的区域可以接触并电连接。以此，通过树脂突起20(第一部分22)的弹性力，可以将配线30压紧到基板2的配线。因此，可以提供一种电连接可靠性高的电子模块。另外，在半导体装置1中，可以通过粘接剂(树脂系粘接剂)粘接于基板2。电子模块1000可以是显示设备。显示设备例如可以是液晶显示设备或者EL(ElectricalLuminescence)显示设备。而且，半导体装置1可以是控制显示设备的驱动器IC。另外，虽未图示，不过半导体装置1当然也可以直接安装于构成电子模块1000的玻璃基板。此时，电子模块1000的配线图案可以形成于玻璃上。在电子模块1000的配线图案形成于玻璃上的情况下，成为被称为COG(Chip On Glass)安装的安装方式。该连接机理与安装于基板的上述连接机理相同。
(变形例)
在图3所示的例中，半导体装置包含树脂突起40。树脂突起40包含多个第一部分42、和配置于相邻的两个第一部分42之间的第二部分44。第二部分44，如图3所示，侧面的基端部45可以沿与树脂突起40延伸的方向交叉的方向延伸。换言之，第二部分44的侧面的基端部45可以沿着连结相邻的两个第一部分42的侧面的直线延伸。
在图4所示的例中，半导体装置包含树脂突起50。树脂突起50包含多个第一部分52、和配置于相邻的两个第一部分52之间的第二部分54。如图4所示，第一部分52可以沿着树脂突起50延伸的方向排列。例如，第一部分52可以沿着半导体基板10的有源面的1条边排列。而且，第二部分54具有宽度比第一部分52窄的部分55。另外，在此所谓的「宽度」是指第二部分54的、与树脂突起50延伸的方向交叉的方向上的长度。即，第二部分54可以呈局部缩径的形状。
根据这些变形例，也可以提供一种在相邻的两条配线30间难以产生由迁移导致的电短路，且可靠性高的半导体装置。
另外，本发明并不限定于上述的实施方式，可以进行种种的变更。例如，本发明包含与在实施方式中说明的结构实质上同一的结构(例如，功能、方法以及结果同一的结构、或者目的以及效果同一的结构)。又，本发明包含置换了在本实施方式中说明的结构的非本质的部分而得到的结构。又，本发明包含起到与在实施方式中说明的结构同一的作用效果的结构或者可以达成同一的目的结构。又，本发明包含对在实施方式中说明的结构附加了公知技术而得到的结构。

Claims (5)

1.一种半导体装置，
包括：
半导体基板，其具有电极；
树脂突起，其设置于所述半导体基板上，包含多个第一部分、和配置于相邻的两个所述第一部分之间的第二部分；以及
配线，其与所述电极电连接而构成，且形成为经过所述树脂突起的任意的所述第一部分上，
所述第二部分的侧面的基端部具有沿与所述树脂突起延伸的方向交叉的方向延伸的部分。
2.如权利要求1所述的半导体装置，其中，
相邻的两个所述第一部分沿与所述树脂突起延伸的方向交叉的方向上错开配置而构成。
3.如权利要求1所述的半导体装置，其中，
相邻的两个所述第一部分沿所述树脂突起延伸的方向配置而构成，
所述第二部分具有宽度比所述第一部分窄的部分。
4.如权利要求1至3中的任意一项所述的半导体装置，其中，
所述第二部分的高度比所述第一部分低。
5.如权利要求1至4中的任意一项所述的半导体装置，其中，
所述第一部分全部呈相同的形状。
CNB2006101062180A 2005-07-11 2006-07-10 半导体装置 Expired - Fee Related CN100438005C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2005201798A JP4224717B2 (ja) 2005-07-11 2005-07-11 半導体装置
JP2005201798 2005-07-11

Publications (2)

Publication Number Publication Date
CN1897261A true CN1897261A (zh) 2007-01-17
CN100438005C CN100438005C (zh) 2008-11-26

Family

ID=36952410

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2006101062180A Expired - Fee Related CN100438005C (zh) 2005-07-11 2006-07-10 半导体装置

Country Status (7)

Country Link
US (2) US7705453B2 (zh)
EP (1) EP1744361A3 (zh)
JP (1) JP4224717B2 (zh)
KR (1) KR100759308B1 (zh)
CN (1) CN100438005C (zh)
SG (1) SG129364A1 (zh)
TW (1) TWI323030B (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102157472A (zh) * 2007-08-13 2011-08-17 精工爱普生株式会社 电子设备
CN110323323A (zh) * 2018-03-29 2019-10-11 豪雅冠得股份有限公司 光照射模块以及led元件用配线基板

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008227241A (ja) * 2007-03-14 2008-09-25 Seiko Epson Corp 電子装置及びその製造方法
JP4924831B2 (ja) * 2007-08-03 2012-04-25 セイコーエプソン株式会社 半導体装置及び電子デバイス
KR101415567B1 (ko) * 2007-12-11 2014-07-04 삼성디스플레이 주식회사 가요성 인쇄 회로막 및 이를 포함하는 표시 장치
JP4888462B2 (ja) * 2008-09-24 2012-02-29 セイコーエプソン株式会社 電子部品の実装構造

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02272737A (ja) * 1989-04-14 1990-11-07 Citizen Watch Co Ltd 半導体の突起電極構造及び突起電極形成方法
JP2958136B2 (ja) * 1991-03-08 1999-10-06 株式会社日立製作所 半導体集積回路装置、その製造方法および実装構造
JPH0815218B2 (ja) * 1991-12-03 1996-02-14 三星電子株式会社 半導体装置の製造方法
JPH10321631A (ja) * 1997-05-19 1998-12-04 Oki Electric Ind Co Ltd 半導体装置およびその製造方法
JP3420703B2 (ja) 1998-07-16 2003-06-30 株式会社東芝 半導体装置の製造方法
JP2000150705A (ja) * 1998-11-10 2000-05-30 Hitachi Ltd 半導体装置およびその製造方法
JP2001110831A (ja) * 1999-10-07 2001-04-20 Seiko Epson Corp 外部接続突起およびその形成方法、半導体チップ、回路基板ならびに電子機器
US6710446B2 (en) * 1999-12-30 2004-03-23 Renesas Technology Corporation Semiconductor device comprising stress relaxation layers and method for manufacturing the same
JP3878041B2 (ja) * 2002-03-22 2007-02-07 株式会社日本マイクロニクス 接触子及びこれを用いた電気的接続装置
JP2003347476A (ja) * 2002-05-22 2003-12-05 Sanyo Electric Co Ltd 半導体集積装置及びその製造方法
US6861749B2 (en) 2002-09-20 2005-03-01 Himax Technologies, Inc. Semiconductor device with bump electrodes
US7285867B2 (en) 2002-11-08 2007-10-23 Casio Computer Co., Ltd. Wiring structure on semiconductor substrate and method of fabricating the same
JP3969295B2 (ja) * 2002-12-02 2007-09-05 セイコーエプソン株式会社 半導体装置及びその製造方法と回路基板及び電気光学装置、並びに電子機器
KR20040050245A (ko) 2002-12-09 2004-06-16 삼성전자주식회사 박막 트랜지스터 기판, 이의 제조방법, 이를 갖는액정표시장치 및 이의 제조방법
JP2004207293A (ja) * 2002-12-24 2004-07-22 Seiko Epson Corp 半導体装置及びその製造方法、回路基板並びに電子機器
JP2004259888A (ja) * 2003-02-25 2004-09-16 Seiko Epson Corp 半導体チップ、半導体装置、電子デバイス、電子機器、半導体装置の製造方法および電子デバイスの製造方法
JP2005057051A (ja) * 2003-08-04 2005-03-03 Sharp Corp 導電路形成方法および集積回路装置
JP3979368B2 (ja) 2003-09-11 2007-09-19 セイコーエプソン株式会社 半導体装置、回路基板および電気光学装置
JP3938128B2 (ja) * 2003-09-30 2007-06-27 セイコーエプソン株式会社 半導体装置とその製造方法、回路基板、電気光学装置、及び電子機器
JP3873986B2 (ja) 2004-04-16 2007-01-31 セイコーエプソン株式会社 電子部品、実装構造体、電気光学装置および電子機器

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102157472A (zh) * 2007-08-13 2011-08-17 精工爱普生株式会社 电子设备
US8183690B2 (en) 2007-08-13 2012-05-22 Seiko Epson Corporation Electronic device
CN102157472B (zh) * 2007-08-13 2013-07-24 精工爱普生株式会社 电子设备
CN110323323A (zh) * 2018-03-29 2019-10-11 豪雅冠得股份有限公司 光照射模块以及led元件用配线基板

Also Published As

Publication number Publication date
US20100155944A1 (en) 2010-06-24
JP4224717B2 (ja) 2009-02-18
EP1744361A3 (en) 2009-07-29
KR20070007719A (ko) 2007-01-16
EP1744361A2 (en) 2007-01-17
CN100438005C (zh) 2008-11-26
US7705453B2 (en) 2010-04-27
TW200707687A (en) 2007-02-16
US20070007651A1 (en) 2007-01-11
TWI323030B (en) 2010-04-01
JP2007019408A (ja) 2007-01-25
US8138612B2 (en) 2012-03-20
SG129364A1 (en) 2007-02-26
KR100759308B1 (ko) 2007-09-17

Similar Documents

Publication Publication Date Title
CN1848417A (zh) 接合垫结构及其形成方法
US8105934B2 (en) Bump structure for a semiconductor device and method of manufacture
CN1897261A (zh) 半导体装置
CN101359638B (zh) 电子设备及其制造方法和半导体装置
US7936073B2 (en) Semiconductor device and method of manufacturing the same
CN1540420A (zh) 电子装置及其制造方法
CN1909221A (zh) 半导体装置及其制造方法
CN100380635C (zh) 半导体装置及其制造方法以及电子装置及其制造方法
CN1901149A (zh) 半导体装置及其制造方法
CN1893069A (zh) 半导体装置及其制造方法
CN1505126A (zh) 设有再接线部件的集成电路制造方法及相应的集成电路
CN1933136A (zh) 半导体装置
CN1909225A (zh) 半导体装置及半导体芯片
US20070057370A1 (en) Semiconductor device
CN100452374C (zh) 半导体装置
JP4654790B2 (ja) 半導体装置及びその製造方法
CN100527398C (zh) 半导体器件的凸点结构和制造方法
CN1551341A (zh) 半导体装置、电子器件、电子机器及半导体装置的制造方法
KR20070030666A (ko) 반도체 장치

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20081126

Termination date: 20130710