CN1471802A - 一种集成电路载体的制作方法 - Google Patents
一种集成电路载体的制作方法 Download PDFInfo
- Publication number
- CN1471802A CN1471802A CNA018177603A CN01817760A CN1471802A CN 1471802 A CN1471802 A CN 1471802A CN A018177603 A CNA018177603 A CN A018177603A CN 01817760 A CN01817760 A CN 01817760A CN 1471802 A CN1471802 A CN 1471802A
- Authority
- CN
- China
- Prior art keywords
- substrate
- integrated circuit
- district
- island
- circuit carrier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
- H01L23/147—Semiconductor insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
- H01L21/4807—Ceramic parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5387—Flexible insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0271—Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49128—Assembling formed circuit to base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49144—Assembling to base an electrical component, e.g., capacitor, etc. by metal fusion
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49147—Assembling terminal to base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49147—Assembling terminal to base
- Y10T29/49149—Assembling terminal to base by metal fusion bonding
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49204—Contact or terminal manufacturing
- Y10T29/49208—Contact or terminal manufacturing by assembling plural parts
- Y10T29/49222—Contact or terminal manufacturing by assembling plural parts forming array of contacts or terminals
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49789—Obtaining plural product pieces from unitary workpiece
- Y10T29/4979—Breaking through weakened portion
Abstract
一种制作集成电路载体的方法,该方法包括提供一个基板。划分至少一个容纳区,用以容纳基板上的集成电路。在至少一个容纳区周围设置多个岛屿界定部分。通过从基板去除材料在相邻的岛屿界定部分之间设置刚性降低装置。
Description
技术领域
本发明与集成电路封装有关。特别地,本发明与用于集成电路封装的集成电路载体有关。
技术背景
由于集成电路连接(引脚数目)的不断增加,采用球栅阵列封装将集成电路连接到印刷电路板的技术正在不断增加。这样使得集成电路倒装芯片凸点阵列由非常微小的间距重新分布到更大间距的球栅阵列,以连接到印刷电路板(PCB)上。
集成电路载体通常是指一个内插板(interposer)并且可以利用不同的材料例如陶瓷,或者塑性材料,例如BT(bismaleimide triazine)进行制造。
通过热传导而去除集成电路的热量,集成电路载体也可以起到散热片的作用。因此集成电路载体容易受到热应变的影响。
另外,包括集成电路、集成电路载体和PCB的电子封装组件具有多种采用不同机械性能的不同材料。在使用过程当中由于温度分布不均、几何尺寸、材料结构和热膨胀不一致而在元件内部产生复杂的热应变。
通常情况下,当前的集成电路是通过金或焊接凸点的球栅阵列连接到集成电路载体。同样,集成电路载体进一步通过更大的焊球的球栅阵列与集成电路板PCB相连。通常在PCB和集成电路载体之间与焊球接界处的热机械应变是非常严重的。这会导致焊球连接的剪切应变(shearing)。该问题被由PCB和集成电路载体之间热应变差的增加而引起的集成电路载体边缘长度的增加而扩大。通常集成电路载体边缘长度会随集成电路连接和焊球数目的增加而增加。
目前球栅阵列设计的可靠性受到集成电路引脚数目的限制。
通常焊球的最大弹性剪切应变大约为0.08%。申请人采用厚度为500微米固态硅载体,间距为1毫米、直径为500微米的焊球,厚度为700微米的PCB和边长16毫米的硅芯片进行实验计算,结果显示在封装最外部焊球的最大剪切应变为1.476%,该数值远大于焊球的塑变值。
该结果意味集成电路封装的最外部边缘的焊球产生最大的平移剪切应变。
正如《International Technology Road Map for Semiconductors》1999年版装配及封装一节第217页表59a所述,该版本是提出本申请时的最新版本,高性能集成电路引脚数目可达到1800个引脚的水平。在近期内,也就是说直到2005年,此技术要求说明对于引脚的数目超过3,000的高性能集成电路,如表所示,至今还没有解决方案。同样,如该出版物第219页表59b所述,在更长期的时间内,直到大约2014年,高性能集成电路封装引脚数目将达到9,000个的层次。同样,在表当中也显示没有针对该类型集成电路封装的解决方案。
以上几个方面的问题是本发明关注的焦点。
发明内容
本发明提供一种制作集成电路载体的方法,该方法包括以下步骤:
提供一个基板;
划分出至少一个容纳区,用以容纳基板上的集成电路,在上述至少一个容纳区周围设置多个岛屿界定部分;以及
通过从基板去除材料在相邻的岛屿界定部分之间设置刚性降低装置。
该方法包括在上述至少一个容纳区制作多个电触点,以及每个岛屿界定部分制作一个电端子,每个电端子通过电路层的走线轨迹电连接到一个电触点。
因此,该方法包括通过在基板上沉积金属层从而在基板表面形成电路层。然后,该方法可以包括对金属层进行蚀刻从而形成走线轨迹。
该方法可以包括通过在基板表面应用掩膜技术而划分出至少一个容纳区和岛屿界定部分。
然后通过蚀刻贯通基板,在曝露出基板之后进行光罩处理去除基板材料,而产生刚性降低装置。
优选地,该方法包括通过重入蚀刻的方法制作刚性降低装置从而提高载体的散热能力。
该方法能够在与上述至少一个容纳区和上述至少一个岛屿界定部分相邻的每个岛屿界定部分之间产生辅助刚性降低装置。同样,该方法可以通过在基板上进行贯通蚀刻的方法产生辅助刚性降低装置。
该方法可以包括采用具有绝缘层的末掺杂硅晶片而制作基板。该绝缘层可以作为蚀刻用的硬掩模。
该方法还能够通过在基板内制作凹槽来划分至少一个容纳区。该凹槽可以通过对基板蚀刻的方法而制作。
另外,该方法还包括通过在基板上制作通孔的方法划分至少一个容纳区,在基板上环绕通孔周围的区域设置多个电触点。同样,该通孔可以通过蚀刻基板的方法进行制作。
附图说明
下面结合附图和实例对本发明给予说明:
图1所示为概念性集成电路载体的部件平面示意图;
图2所示为本发明的集成电路载体的部分平面图;
图3所示为集成电路载体的一个具体实施例的局部透视图;
图4所示为集成电路载体第二具体实施例的局部透视图;
图5所示为集成电路载体第三具体实施例的局部透视图;
图6所示为集成电路载体第四具体实施例的局部透视图;
图7所示为使用中的集成电路载体的一个具体实施例的局部侧视图;
图8所示为使用中的集成电路载体的另一个具体实施例的局部侧视图;
图9所示为图8中圆圈A部分的放大示意图;
图10所示为集成电路载体以更大比例放大的局部侧视图;
图11所示为集成电路载体的另外一个具体实施例的侧视图;
图12也所示为集成电路载体的另外一个具体实施例的侧视图;
图13所示为安装多芯片模块的集成电路载体;
图14所示为安装多芯片模块的集成电路载体的侧视图。
具体实施方式
参考附图,本发明的集成电路载体通常用参考数字10来表示。附图的图2对集成电路载体给予更加具体的说明。
集成电路载体10具有一个容纳区12,用以安装一个集成电路或者芯片14(图7)。
多个岛屿界定部分或者岛屿16围绕着容纳区12。每个岛屿界定部分16其上具有一个电端子18,该电端子18与焊球20附着或者回流(reflow)。
每个岛屿界定部分16通过一个制作成蛇形件22形式的刚性降低装置连接到与其相邻的岛屿界定部分或者岛屿16。图1对此给予了详细的概念性说明。如图1所示,每个蛇形件22起到类似弹簧的作用,这样每个岛屿界定部分16相对于其相邻的岛屿界定部分16都具有一定的移动自由度。因此,印刷电路板24(图7至图9)和集成电路载体10之间的膨胀差可以通过相关蛇形件22的伸缩而得到补偿。由此,岛屿界定部分16上焊球20的剪切应变被显著降低,同时对焊球20产生的疲劳失效(fatigue fatilure)也相应下降。
下面结合图3到附图6对集成电路载体10的各种具体实施例给予具体说明。如图3所示,集成电路载体10通过采用单个曲线臂26的蛇形件22将每个岛屿界定部分16连接到其相邻的岛屿界定部分16。
在如图4所示的本发明的具体实施例中,每个蛇形件22通过由矩形连接件30而相互连接的一对并行臂28,将一个岛屿界定部分16连接到其相邻的岛屿界定部分16。
在图5所示的具体实施例中,每个蛇形件22通过具有三个彼此并行延伸的臂34的结构,将一个岛屿界定部分16连接到其相邻的岛屿界定部分16,相邻臂34通过矩形连接件32连接在一起。
在图6所显示的具体实施例中,每个具有五个并行臂36的蛇形件22将一个岛屿界定部分16连接到其相邻的岛屿界定部分16,并且,相邻的平等臂36通过一个矩形连接件38而连接。
为便于说明,在附图的图3到图6中所示的具体实施例可以在以下内容中分别称为:单臂26蛇形件22,两臂28蛇形件22,三臂34蛇形件22,以及五臂36蛇形件22。
如附图的图7到附图9所示,围绕容纳区12周围的岛屿界定部分16由之字形元件40所构成的第二刚性降低装置而连接到接收区,该之字形元件40可进一步降低作用在焊球20上的应变。
同样,如图7到图9所示,集成电路14通过焊接凸点44连接到容纳区12内的电触点42(图2)上。
集成电路载体10由与集成电路14相同的材料制成。因此,集成电路载体10是由具有一层二氧化硅绝缘层的硅而制成的。该绝缘层也可以作为蛇形件22的蚀刻掩膜,这一点将在以下内容给予更加细致的讨论。
在集成电路载体10的制作过程当中,首先提供一个硅晶片46。该晶片46可以为单晶硅或者多晶硅。
需要指明的是,附图的图10中所示的载体10的版本是接收区12与图7中所示的衬垫18相同一侧的载体10。如图8所示,当容纳区12位于与集成电路载体10的相对表面上时,电路层可应用在晶片46的两侧。这一点在图9中以较大比例进行了显示。在该具体实施例内,每条走线轨迹52都通过延伸到晶片46的电镀通孔58而电连接到其相关衬垫18上。
现在参照图11和12,对集成电路载体10的另外两个具体实施例给予说明。参照前面的附图,除非特别指定,相同部件采用相同的数字编号标注。
在图示的实例当中,容纳区12不是被限定在集成电路载体10的表面上,而是一个制作在集成电路载体10内的通道60。集成电路14贴附在由金属盖所构成的安装装置或者固定装置上,该装置连接在集成电路载体10的一个表面上。集成电路14的相反表面上具有可将集成电路连接到集成电路载体10上的多个连接衬垫。需要注意的是,在本实施例中,在集成电路载体10围绕通道60的部分设置以电触点。在如图11所述的具体实施例中,通过采取引线键合64而实现相互连接。也可采用球压焊或者楔焊的形式。在图12所示的具体实施例中,相互连接是通过采取是卷带自动接合(TAB)薄层66或者其他诸如梁式引线等平面连接形式。
结合图13,在以下内容对集成电路载体的进展给予了说明,并且采用参考数字70表示集成电路载体。参照前面的附图,除非特别指定,相同部件采用相同的参考数字。
在本发明的本实施例中,集成电路载体70是一个多芯片模块的基板70,安装有多个集成电路或者芯片,例如图13所示的72,74和76。芯片72,74和76即可以安装在集成电路载体70的表面,或者参照上述图10和图11中的情况,将芯片内嵌入集成电路载体70,如图14所示。
如上所述,蛇形件22具有不同的结构,例如,单臂26结构,两臂28结构,三臂34结构或者五臂36结构组态。通过有限元分析也可以采用例如四臂、六臂或者更多臂结构等其他结构,因此对于具有不同形状的蛇形件22和不同球栅的不同载体装置可产生不同的矩阵结构。下面所列举的矩阵是根据每排采用一到二十四个焊球,分别采用固态硅,固态Al2O3,固态BT制作载体,以及分别采用单臂26蛇形件22,两臂28蛇形件22,三臂34蛇形件22和五臂36蛇形件的结构球栅阵列而得到的结果。
每排焊球数 1 4 8 16 24 100 | ||||||
固态硅内插件 | 1.08% | 1.48% | 1.61% | 1.01% | ||
固态Al2O3内插件 | 0.667% | 0.953% | 1.077% | 0.72% | ||
固态BT内插件 | 0.126% | 0.149% | 0.150% | 0.097% | ||
单臂蛇形件 | 0.103% | 0.0903% | 0.085% | |||
二臂蛇形件 | 0.47% | 0.15% | 0.147% | 0.136% | 0.128% | 0.088% |
三臂蛇形件 | 0.22% | 0.082% | 0.079% | 0.058% | 0.056% |
五臂蛇形件 | 0.025% | 0.025% | 0.013% |
如上所示,焊料弹性应变极限大约为0.08%。从容纳区12的边缘到集成电路载体10的边缘被定义为一个焊球排。
以上结果显示,由于PCB 24和载体10之间的机械-热应变累积效应,固体载体的焊球应变数值随焊球数目增加而增加,在接近20处达到某一个峰值。焊球应变实际上由于焊接了大量焊球而下降,这可能是由于固态硅载体发生变形而造成的。虽然集成电路载体和PCB之间的不同膨胀效果已经得到最大限度的降低,但是在最外侧的焊球仍然出现最大应变。而且,除了BT载体,固态载体的最大应变值仍然远远超过焊料的弹性应变极限。
采用不同的蛇形件22表明随着焊球数目的增加最大焊球应变降低。这是由于热应变不匹配分布到了大量焊球20,从而导致较轻程度的形变。球栅阵列越小,即每行的焊球越少,就会显示出越严重的形变,从而在焊球20的最内侧和最外侧都会造成一个集中负荷现象。
因此,本发明的一个优点在于,由于应变的峰值随焊球20数目的增加而减少,所以对于集成电路引脚的数目不存在热机械性的限制。在容纳区12各边设置每行100个焊球的结构相当于一个大于40,000个焊球的球栅阵列,远远超过到2014年9,000个焊球的要求。对于具有三个或更多臂的蛇形件,设置以8行或者更多排焊球的载体,有限元计算表明最大焊球应变低于焊料的弹性应变极限。当容纳区材料为硅时,即与硅集成电路具有相同的热膨胀系数,则最大限度地降低了从集成电路14至集成电路载体10的焊接凸点上的应变。这一点表明本文所述的带有蚀刻纵折区域的硅BGA,对于当前采用球栅阵列作为芯片和PCB之间的引脚时,由于热循环对其所制作的引脚数目的限制问题,可以提供一个确切的解决方案。同样,如上所述,通过设置蛇形件22,可以提供更大的表面积并且该表面积通过重入式蚀刻50进一步增加从而增强了集成电路载体10的散热能力。这一点也增加了构成阵列的焊球20的数目。
本领域的技术人员应该明确:在不违背本发明所广泛说明的精神和范围的情况下,可以对本发明进行各种变化和/或改进。因此,应当将本发明的实施例作为说明而不是限制。
Claims (11)
1.一种制作集成电路载体的方法,该方法包括步骤如下:
提供一个基板;
划分出至少一个容纳区,用以容纳基板上的集成电路,并且在上述至少一个容纳区周围设置多个岛屿界定部分;以及
通过从基板去除材料在相邻的岛屿界定部分之间设置刚性降低装置。
2.如权利要求1所述的方法,其特征在于,该方法包括在上述至少一个容纳区制作多个电触点,以及每个岛屿界定部分制作一个电端子,每个电端子通过电路层的走线轨迹电连接到一个电触点。
3.如权利要求2所述的方法,其特征在于,该方法包括通过在基板上沉积金属层从而在基板表面形成电路层。
4.如权利要求1所述的方法,其特征在于,该方法包括通过对基板表面应用掩膜技术而划分出至少一个容纳区和岛屿界定部分。
5.如权利要求1所述的方法,其特征在于,该方法包括通过蚀刻贯通基板,在曝露出基板之后进行光罩处理去除基板材料,而产生刚性降低装置。
6.如权利要求1所述的方法,其特征在于,该方法包括通过蚀刻贯通基板的方法制作辅助刚性降低装置。
7.如权利要求1所述的方法,其特征在于,该方法包括采用具有绝缘层的末掺杂硅晶片而制作基板。
8.如权利要求1所述的方法,其特征在于,该方法包括通过在基板内制作凹槽来划分至少一个容纳区。
9.如权利要求8所述的方法,其特征在于,该凹槽可以通过对基板蚀刻的方法制作。
10.如权利要求2所述的方法,其特征在于,该方法通过在基板上制作通孔的方法划分至少一个容纳区,在基板上环绕通孔周围的区域设置多个电触点。
11.如权利要求10所述的方法,其特征在于,该通孔可以通过蚀刻基板的方法进行制作。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/693,484 | 2000-10-20 | ||
US09/693,484 US6775906B1 (en) | 2000-10-20 | 2000-10-20 | Method of manufacturing an integrated circuit carrier |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1471802A true CN1471802A (zh) | 2004-01-28 |
CN1235452C CN1235452C (zh) | 2006-01-04 |
Family
ID=24784853
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB018177603A Expired - Fee Related CN1235452C (zh) | 2000-10-20 | 2001-10-19 | 一种集成电路载体的制作方法 |
Country Status (11)
Country | Link |
---|---|
US (10) | US6775906B1 (zh) |
EP (1) | EP1410701B1 (zh) |
JP (2) | JP2004511920A (zh) |
KR (1) | KR100619583B1 (zh) |
CN (1) | CN1235452C (zh) |
AT (1) | ATE410042T1 (zh) |
AU (2) | AU2002213637B2 (zh) |
DE (1) | DE60136014D1 (zh) |
IL (2) | IL155460A0 (zh) |
WO (1) | WO2002034019A1 (zh) |
ZA (1) | ZA200303174B (zh) |
Families Citing this family (48)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6775906B1 (en) * | 2000-10-20 | 2004-08-17 | Silverbrook Research Pty Ltd | Method of manufacturing an integrated circuit carrier |
US7221043B1 (en) * | 2000-10-20 | 2007-05-22 | Silverbrook Research Pty Ltd | Integrated circuit carrier with recesses |
US6890185B1 (en) * | 2003-11-03 | 2005-05-10 | Kulicke & Soffa Interconnect, Inc. | Multipath interconnect with meandering contact cantilevers |
JP2007053248A (ja) * | 2005-08-18 | 2007-03-01 | Tdk Corp | フレキシブル基板、実装構造、表示ユニット、及び携帯用電子機器 |
US8389862B2 (en) | 2008-10-07 | 2013-03-05 | Mc10, Inc. | Extremely stretchable electronics |
EP2349440B1 (en) | 2008-10-07 | 2019-08-21 | Mc10, Inc. | Catheter balloon having stretchable integrated circuitry and sensor array |
US9123614B2 (en) | 2008-10-07 | 2015-09-01 | Mc10, Inc. | Methods and applications of non-planar imaging arrays |
US8097926B2 (en) | 2008-10-07 | 2012-01-17 | Mc10, Inc. | Systems, methods, and devices having stretchable integrated circuitry for sensing and delivering therapy |
EP2902293B1 (en) * | 2008-11-12 | 2020-03-04 | Mc10, Inc. | Methods of making extremely stretchable electronics |
EP2902294B1 (en) * | 2008-11-12 | 2020-03-04 | Mc10, Inc. | Extremely stretchable electronics |
CN101909413A (zh) * | 2009-06-03 | 2010-12-08 | 鸿富锦精密工业(深圳)有限公司 | 金属网孔板、盖板制造方法及电子设备 |
US8837159B1 (en) | 2009-10-28 | 2014-09-16 | Amazon Technologies, Inc. | Low-profile circuit board assembly |
EP2570006A4 (en) * | 2010-05-12 | 2018-02-28 | Monolithe Semiconductor Inc. | Extendable network structure |
US8531014B2 (en) * | 2010-09-27 | 2013-09-10 | Infineon Technologies Ag | Method and system for minimizing carrier stress of a semiconductor device |
US8649820B2 (en) | 2011-11-07 | 2014-02-11 | Blackberry Limited | Universal integrated circuit card apparatus and related methods |
US8936199B2 (en) | 2012-04-13 | 2015-01-20 | Blackberry Limited | UICC apparatus and related methods |
USD703208S1 (en) | 2012-04-13 | 2014-04-22 | Blackberry Limited | UICC apparatus |
USD701864S1 (en) * | 2012-04-23 | 2014-04-01 | Blackberry Limited | UICC apparatus |
US9226402B2 (en) | 2012-06-11 | 2015-12-29 | Mc10, Inc. | Strain isolation structures for stretchable electronics |
US9295842B2 (en) | 2012-07-05 | 2016-03-29 | Mc10, Inc. | Catheter or guidewire device including flow sensing and use thereof |
JP2015521894A (ja) | 2012-07-05 | 2015-08-03 | エムシー10 インコーポレイテッドMc10,Inc. | 流量センシングを含むカテーテルデバイス |
JP2016500869A (ja) | 2012-10-09 | 2016-01-14 | エムシー10 インコーポレイテッドMc10,Inc. | 衣類と一体化されたコンフォーマル電子回路 |
US9171794B2 (en) | 2012-10-09 | 2015-10-27 | Mc10, Inc. | Embedding thin chips in polymer |
US9706647B2 (en) | 2013-05-14 | 2017-07-11 | Mc10, Inc. | Conformal electronics including nested serpentine interconnects |
CA2920485A1 (en) | 2013-08-05 | 2015-02-12 | Mc10, Inc. | Flexible temperature sensor including conformable electronics |
CN105705093A (zh) | 2013-10-07 | 2016-06-22 | Mc10股份有限公司 | 用于感测和分析的适形传感器系统 |
EP3071096A4 (en) | 2013-11-22 | 2017-08-09 | Mc10, Inc. | Conformal sensor systems for sensing and analysis of cardiac activity |
WO2015103580A2 (en) | 2014-01-06 | 2015-07-09 | Mc10, Inc. | Encapsulated conformal electronic systems and devices, and methods of making and using the same |
JP6637896B2 (ja) | 2014-03-04 | 2020-01-29 | エムシー10 インコーポレイテッドMc10,Inc. | 電子デバイス用の可撓性を有するマルチパート封止ハウジングを備えるコンフォーマルなicデバイス |
US9402312B2 (en) | 2014-05-12 | 2016-07-26 | Invensas Corporation | Circuit assemblies with multiple interposer substrates, and methods of fabrication |
US9899330B2 (en) | 2014-10-03 | 2018-02-20 | Mc10, Inc. | Flexible electronic circuits with embedded integrated circuit die |
US10297572B2 (en) | 2014-10-06 | 2019-05-21 | Mc10, Inc. | Discrete flexible interconnects for modules of integrated circuits |
USD781270S1 (en) | 2014-10-15 | 2017-03-14 | Mc10, Inc. | Electronic device having antenna |
CN107530004A (zh) | 2015-02-20 | 2018-01-02 | Mc10股份有限公司 | 基于贴身状况、位置和/或取向的可穿戴式设备的自动检测和构造 |
WO2016140961A1 (en) | 2015-03-02 | 2016-09-09 | Mc10, Inc. | Perspiration sensor |
US9741620B2 (en) | 2015-06-24 | 2017-08-22 | Invensas Corporation | Structures and methods for reliable packages |
WO2017015000A1 (en) | 2015-07-17 | 2017-01-26 | Mc10, Inc. | Conductive stiffener, method of making a conductive stiffener, and conductive adhesive and encapsulation layers |
WO2017031129A1 (en) | 2015-08-19 | 2017-02-23 | Mc10, Inc. | Wearable heat flux devices and methods of use |
CN107924906B (zh) | 2015-08-20 | 2021-01-05 | 苹果公司 | 具有电子部件阵列的基于织物的物品 |
WO2017030851A2 (en) | 2015-08-20 | 2017-02-23 | Oletquin Management Llc | Fabric with embedded electrical components |
EP4079383A3 (en) | 2015-10-01 | 2023-02-22 | Medidata Solutions, Inc. | Method and system for interacting with a virtual environment |
US10532211B2 (en) | 2015-10-05 | 2020-01-14 | Mc10, Inc. | Method and system for neuromodulation and stimulation |
US10277386B2 (en) | 2016-02-22 | 2019-04-30 | Mc10, Inc. | System, devices, and method for on-body data and power transmission |
US10673280B2 (en) | 2016-02-22 | 2020-06-02 | Mc10, Inc. | System, device, and method for coupled hub and sensor node on-body acquisition of sensor information |
CN109310340A (zh) | 2016-04-19 | 2019-02-05 | Mc10股份有限公司 | 用于测量汗液的方法和系统 |
US10447347B2 (en) | 2016-08-12 | 2019-10-15 | Mc10, Inc. | Wireless charger and high speed data off-loader |
US10799403B2 (en) | 2017-12-28 | 2020-10-13 | Stryker Corporation | Patient transport apparatus with controlled auxiliary wheel deployment |
US10779403B2 (en) | 2018-09-20 | 2020-09-15 | Apple Inc. | Shorting pattern between pads of a camera module |
Family Cites Families (57)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3723176A (en) * | 1969-06-19 | 1973-03-27 | American Lava Corp | Alumina palladium composite |
US3670409A (en) * | 1970-11-19 | 1972-06-20 | Gte Automatic Electric Lab Inc | Planar receptacle |
US4426773A (en) * | 1981-05-15 | 1984-01-24 | General Electric Ceramics, Inc. | Array of electronic packaging substrates |
JPH0654798B2 (ja) | 1985-03-11 | 1994-07-20 | 沖電気工業株式会社 | 半導体集積回路装置の製造方法 |
US4802277A (en) * | 1985-04-12 | 1989-02-07 | Hughes Aircraft Company | Method of making a chip carrier slotted array |
JPS6169150A (ja) | 1985-09-06 | 1986-04-09 | Nec Corp | 半導体集積回路装置 |
US5086337A (en) * | 1987-01-19 | 1992-02-04 | Hitachi, Ltd. | Connecting structure of electronic part and electronic device using the structure |
JP2533511B2 (ja) * | 1987-01-19 | 1996-09-11 | 株式会社日立製作所 | 電子部品の接続構造とその製造方法 |
JPH01144652A (ja) | 1987-11-30 | 1989-06-06 | Nec Corp | 集積回路 |
JPH01258458A (ja) * | 1988-04-08 | 1989-10-16 | Nec Corp | ウェーハ集積型集積回路 |
US4967260A (en) * | 1988-05-04 | 1990-10-30 | International Electronic Research Corp. | Hermetic microminiature packages |
US4989063A (en) * | 1988-12-09 | 1991-01-29 | The United States Of America As Represented By The Secretary Of The Air Force | Hybrid wafer scale microcircuit integration |
US5045921A (en) * | 1989-12-26 | 1991-09-03 | Motorola, Inc. | Pad array carrier IC device using flexible tape |
US5148265A (en) * | 1990-09-24 | 1992-09-15 | Ist Associates, Inc. | Semiconductor chip assemblies with fan-in leads |
EP0482247A1 (en) | 1990-10-26 | 1992-04-29 | International Business Machines Corporation | Method for producing an integrated circuit structure with a dense multilayer metallization pattern |
US5379191A (en) * | 1991-02-26 | 1995-01-03 | Microelectronics And Computer Technology Corporation | Compact adapter package providing peripheral to area translation for an integrated circuit chip |
US5173055A (en) * | 1991-08-08 | 1992-12-22 | Amp Incorporated | Area array connector |
US6568073B1 (en) * | 1991-11-29 | 2003-05-27 | Hitachi Chemical Company, Ltd. | Process for the fabrication of wiring board for electrical tests |
JPH0685010A (ja) * | 1992-09-02 | 1994-03-25 | Toshiba Corp | マルチチップモジュール |
DE4342767A1 (de) * | 1993-12-15 | 1995-06-22 | Ant Nachrichtentech | Verfahren zur Herstellung einer quaderförmigen Vertiefung zur Aufnahme eines Bauelementes in einer Trägerplatte |
US5632631A (en) * | 1994-06-07 | 1997-05-27 | Tessera, Inc. | Microelectronic contacts with asperities and methods of making same |
US5802699A (en) * | 1994-06-07 | 1998-09-08 | Tessera, Inc. | Methods of assembling microelectronic assembly with socket for engaging bump leads |
US5983492A (en) * | 1996-11-27 | 1999-11-16 | Tessera, Inc. | Low profile socket for microelectronic components and method for making the same |
US6361959B1 (en) * | 1994-07-07 | 2002-03-26 | Tessera, Inc. | Microelectronic unit forming methods and materials |
JP3294740B2 (ja) | 1995-07-31 | 2002-06-24 | 富士通株式会社 | 半導体装置 |
US5810609A (en) * | 1995-08-28 | 1998-09-22 | Tessera, Inc. | Socket for engaging bump leads on a microelectronic device and methods therefor |
DE19534590A1 (de) | 1995-09-11 | 1997-03-13 | Laser & Med Tech Gmbh | Scanning Ablation von keramischen Werkstoffen, Kunststoffen und biologischen Hydroxylapatitmaterialien, insbesondere Zahnhartsubstanz |
EP0802569B1 (en) | 1996-04-15 | 2003-09-24 | STMicroelectronics S.r.l. | FLASH-EPROM integrated with EEPROM |
AU3141297A (en) * | 1996-05-24 | 1997-12-09 | Tessera, Inc. | Connectors for microelectronic elements |
JP2755252B2 (ja) * | 1996-05-30 | 1998-05-20 | 日本電気株式会社 | 半導体装置用パッケージ及び半導体装置 |
US5938452A (en) * | 1996-12-23 | 1999-08-17 | General Electric Company | Flexible interface structures for electronic devices |
US6064576A (en) * | 1997-01-02 | 2000-05-16 | Texas Instruments Incorporated | Interposer having a cantilevered ball connection and being electrically connected to a printed circuit board |
US5796050A (en) | 1997-02-05 | 1998-08-18 | International Business Machines Corporation | Flexible board having adhesive in surface channels |
US6114763A (en) * | 1997-05-30 | 2000-09-05 | Tessera, Inc. | Semiconductor package with translator for connection to an external substrate |
US6313402B1 (en) * | 1997-10-29 | 2001-11-06 | Packard Hughes Interconnect Company | Stress relief bend useful in an integrated circuit redistribution patch |
JPH11135675A (ja) * | 1997-10-30 | 1999-05-21 | Kawasaki Steel Corp | 半導体装置及びその製造方法 |
DE19754874A1 (de) * | 1997-12-10 | 1999-06-24 | Siemens Ag | Verfahren zur Umformung eines Substrats mit Randkontakten in ein Ball Grid Array, nach diesem Verfahren hergestelltes Ball Grid Array und flexible Verdrahtung zur Umformung eines Substrats mit Randkontakten in ein Ball Grid Array |
JP3398319B2 (ja) * | 1997-12-16 | 2003-04-21 | 新光電気工業株式会社 | 半導体装置及びその製造方法 |
US5973394A (en) * | 1998-01-23 | 1999-10-26 | Kinetrix, Inc. | Small contactor for test probes, chip packaging and the like |
JPH11284029A (ja) | 1998-03-27 | 1999-10-15 | Denso Corp | 電子部品の実装構造 |
JP3575324B2 (ja) | 1998-03-31 | 2004-10-13 | セイコーエプソン株式会社 | 半導体装置、半導体装置の製造方法及び半導体装置の実装方法 |
JP2002515651A (ja) | 1998-05-13 | 2002-05-28 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 半導体装置および半導体装置の製造方法 |
JP4176961B2 (ja) * | 1998-06-12 | 2008-11-05 | 株式会社ルネサステクノロジ | 半導体装置 |
JP2000012732A (ja) | 1998-06-24 | 2000-01-14 | Rohm Co Ltd | Bga型半導体装置の構造 |
US6160715A (en) * | 1998-09-08 | 2000-12-12 | Lucent Technologies Inc. | Translator for recessed flip-chip package |
US6341071B1 (en) | 1999-03-19 | 2002-01-22 | International Business Machines Corporation | Stress relieved ball grid array package |
US6396143B1 (en) * | 1999-04-30 | 2002-05-28 | Mitsubishi Gas Chemical Company, Inc. | Ball grid array type printed wiring board having exellent heat diffusibility and printed wiring board |
US6078505A (en) | 1999-05-14 | 2000-06-20 | Triquint Semiconductor, Inc. | Circuit board assembly method |
US6365967B1 (en) * | 1999-05-25 | 2002-04-02 | Micron Technology, Inc. | Interconnect structure |
JP3494593B2 (ja) * | 1999-06-29 | 2004-02-09 | シャープ株式会社 | 半導体装置及び半導体装置用基板 |
US6524115B1 (en) * | 1999-08-20 | 2003-02-25 | 3M Innovative Properties Company | Compliant interconnect assembly |
JP2001094228A (ja) | 1999-09-22 | 2001-04-06 | Seiko Epson Corp | 半導体装置の実装構造 |
US6393143B1 (en) * | 1999-12-08 | 2002-05-21 | The United States Of America As Represented By The Secretary Of The Navy | Technique for estimating the pose of surface shapes using tripod operators |
JP3772078B2 (ja) * | 2000-09-29 | 2006-05-10 | 株式会社東芝 | 半導体装置及び半導体装置搭載用配線基板 |
US6710457B1 (en) * | 2000-10-20 | 2004-03-23 | Silverbrook Research Pty Ltd | Integrated circuit carrier |
US6507099B1 (en) * | 2000-10-20 | 2003-01-14 | Silverbrook Research Pty Ltd | Multi-chip integrated circuit carrier |
US6775906B1 (en) * | 2000-10-20 | 2004-08-17 | Silverbrook Research Pty Ltd | Method of manufacturing an integrated circuit carrier |
-
2000
- 2000-10-20 US US09/693,484 patent/US6775906B1/en not_active Expired - Fee Related
-
2001
- 2001-10-19 EP EP01981936A patent/EP1410701B1/en not_active Expired - Lifetime
- 2001-10-19 KR KR1020037005531A patent/KR100619583B1/ko not_active IP Right Cessation
- 2001-10-19 WO PCT/AU2001/001334 patent/WO2002034019A1/en active IP Right Grant
- 2001-10-19 DE DE60136014T patent/DE60136014D1/de not_active Expired - Lifetime
- 2001-10-19 AU AU2002213637A patent/AU2002213637B2/en not_active Ceased
- 2001-10-19 JP JP2002537089A patent/JP2004511920A/ja active Pending
- 2001-10-19 AU AU1363702A patent/AU1363702A/xx active Pending
- 2001-10-19 AT AT01981936T patent/ATE410042T1/de not_active IP Right Cessation
- 2001-10-19 CN CNB018177603A patent/CN1235452C/zh not_active Expired - Fee Related
- 2001-10-19 IL IL15546001A patent/IL155460A0/xx active IP Right Grant
-
2003
- 2003-04-15 IL IL155460A patent/IL155460A/en not_active IP Right Cessation
- 2003-04-24 ZA ZA200303174A patent/ZA200303174B/en unknown
-
2004
- 2004-07-19 US US10/893,379 patent/US7107674B2/en not_active Expired - Fee Related
- 2004-08-02 US US10/902,852 patent/US7154172B2/en not_active Expired - Fee Related
-
2005
- 2005-10-24 JP JP2005308766A patent/JP4658772B2/ja not_active Expired - Fee Related
-
2006
- 2006-05-30 US US11/442,400 patent/US7402894B2/en not_active Expired - Fee Related
- 2006-11-03 US US11/592,209 patent/US7247941B2/en not_active Expired - Fee Related
-
2007
- 2007-06-05 US US11/758,644 patent/US7307354B2/en not_active Expired - Fee Related
- 2007-11-14 US US11/940,304 patent/US7479697B2/en not_active Expired - Fee Related
-
2008
- 2008-06-17 US US12/141,037 patent/US7767912B2/en not_active Expired - Fee Related
- 2008-11-23 US US12/276,390 patent/US7705452B2/en not_active Expired - Fee Related
-
2010
- 2010-04-22 US US12/765,690 patent/US7936063B2/en not_active Expired - Fee Related
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1471802A (zh) | 一种集成电路载体的制作方法 | |
US7019407B2 (en) | Flip chip package structure | |
US6593662B1 (en) | Stacked-die package structure | |
US6607942B1 (en) | Method of fabricating as grooved heat spreader for stress reduction in an IC package | |
US7361972B2 (en) | Chip packaging structure for improving reliability | |
JP3239909B2 (ja) | 積層可能な三次元マルチチップ半導体デバイスとその製法 | |
US7230332B2 (en) | Chip package with embedded component | |
CN1835229A (zh) | 半导体器件和制造半导体器件的方法 | |
US6552267B2 (en) | Microelectronic assembly with stiffening member | |
KR100368696B1 (ko) | 반도체장치 및 제조방법 | |
US9627366B2 (en) | Stacked microelectronic packages having at least two stacked microelectronic elements adjacent one another | |
US6184570B1 (en) | Integrated circuit dies including thermal stress reducing grooves and microelectronic packages utilizing the same | |
KR20070115877A (ko) | 내포된 집적 회로 패키지 온 패키지 시스템 | |
JP2011160009A (ja) | 基板とこの基板の第1の面に搭載される集積回路ダイとの間の熱膨張差による応力を低減する方法 | |
JP2005150719A (ja) | ダブルスタックされたbgaパッケージ及び多重スタックされたbgaパッケージ | |
US7038309B2 (en) | Chip package structure with glass substrate | |
JP2003243437A (ja) | ウェーハレベルパッケージの空気パッドハンダ接合構造及びその製造方法 | |
JP2001085609A (ja) | 半導体装置およびその製造方法 | |
CN1238941C (zh) | 一种集成电路载体 | |
CN1471803A (zh) | 一种多芯片集成电路载体 | |
US20070130554A1 (en) | Integrated Circuit With Dual Electrical Attachment Pad Configuration | |
CN1471804A (zh) | 一种具有凹槽的集成电路载体 | |
KR20040083192A (ko) | 솔더 볼 패키지 | |
WO2011021364A1 (ja) | 半導体装置およびその製造方法 | |
US20080164620A1 (en) | Multi-chip package and method of fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20060104 Termination date: 20121019 |