CN1199356C - 用于管线模拟至数字转换器的数字逻辑修正电路 - Google Patents
用于管线模拟至数字转换器的数字逻辑修正电路 Download PDFInfo
- Publication number
- CN1199356C CN1199356C CNB008190429A CN00819042A CN1199356C CN 1199356 C CN1199356 C CN 1199356C CN B008190429 A CNB008190429 A CN B008190429A CN 00819042 A CN00819042 A CN 00819042A CN 1199356 C CN1199356 C CN 1199356C
- Authority
- CN
- China
- Prior art keywords
- digital
- signal
- converter
- output
- timing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0675—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy
- H03M1/069—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy by range overlap between successive stages or steps
- H03M1/0695—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy by range overlap between successive stages or steps using less than the maximum number of output states per stage or step, e.g. 1.5 per stage or less than 1.5 bit per stage type
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
- H03M1/0624—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by synchronisation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
- H03M1/44—Sequential comparisons in series-connected stages with change in value of analogue signal
- H03M1/442—Sequential comparisons in series-connected stages with change in value of analogue signal using switched capacitors
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/506,037 | 2000-02-17 | ||
| US09/506,037 US6359579B1 (en) | 2000-02-17 | 2000-02-17 | Digital logic correction circuit for a pipeline analog to digital (A/D) converter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1435010A CN1435010A (zh) | 2003-08-06 |
| CN1199356C true CN1199356C (zh) | 2005-04-27 |
Family
ID=24012906
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB008190429A Expired - Fee Related CN1199356C (zh) | 2000-02-17 | 2000-08-25 | 用于管线模拟至数字转换器的数字逻辑修正电路 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US6359579B1 (enExample) |
| EP (1) | EP1256173A1 (enExample) |
| JP (1) | JP4583694B2 (enExample) |
| KR (1) | KR100647885B1 (enExample) |
| CN (1) | CN1199356C (enExample) |
| TW (1) | TW469704B (enExample) |
| WO (1) | WO2001061860A1 (enExample) |
Families Citing this family (29)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6700523B2 (en) * | 2001-10-25 | 2004-03-02 | Oki Electric Industry Co., Ltd. | Analog to digital converter selecting reference voltages in accordance with feedback from prior stages |
| KR100460700B1 (ko) * | 2002-10-15 | 2004-12-09 | 한국전자통신연구원 | 아날로그-디지털 변환기의 디지털 오류 교정 방법 |
| US6784814B1 (en) | 2003-03-07 | 2004-08-31 | Regents Of The University Of Minnesota | Correction for pipelined analog to digital (A/D) converter |
| JP3843105B2 (ja) * | 2003-03-26 | 2006-11-08 | 三洋電機株式会社 | アナログ−デジタル変換回路および画像処理回路 |
| KR20050019676A (ko) * | 2003-08-20 | 2005-03-03 | 이화트론 주식회사 | 인터넷 위성방송을 위한 디지털 인터넷 비디오 익스프레스시스템 |
| US7065666B2 (en) * | 2003-11-13 | 2006-06-20 | Micron Technology, Inc. | Apparatus and method for generating a delayed clock signal |
| JP3785175B2 (ja) * | 2004-03-30 | 2006-06-14 | 株式会社東芝 | 多入力a/d変換装置及びこれを用いた無線受信機 |
| US8074051B2 (en) | 2004-04-07 | 2011-12-06 | Aspen Acquisition Corporation | Multithreaded processor with multiple concurrent pipelines per thread |
| US6933875B1 (en) * | 2004-11-08 | 2005-08-23 | United Microelectronics Corp. | Pipelined analog-to-digital converter with unequal work timing |
| US7417574B2 (en) * | 2004-12-13 | 2008-08-26 | Texas Instruments Incorporated | Efficient amplifier sharing in a multi-stage analog to digital converter |
| JP4579726B2 (ja) * | 2005-03-14 | 2010-11-10 | 株式会社エヌ・ティ・ティ・ドコモ | 移動通信端末 |
| US7280064B2 (en) * | 2005-09-08 | 2007-10-09 | Realtek Semiconductor Corp. | Pipeline ADC with minimum overhead digital error correction |
| KR100843554B1 (ko) * | 2006-08-31 | 2008-07-04 | 삼성전자주식회사 | 멀티-채널 파이프라인드 신호 변환기 |
| US8704581B2 (en) * | 2007-04-23 | 2014-04-22 | Qualcomm Incorporated | Switched capacitor integration and summing circuits |
| US7414564B1 (en) | 2007-06-18 | 2008-08-19 | Analog Devices, Inc. | Enhanced-accuracy converter stages for pipelined signal converter systems |
| KR101140349B1 (ko) | 2008-09-16 | 2012-05-03 | 한국전자통신연구원 | 다단 연속 근사 레지스터 아날로그 디지털 변환기 |
| JP5417993B2 (ja) * | 2009-06-01 | 2014-02-19 | 日本テキサス・インスツルメンツ株式会社 | アナログ−デジタル変換回路 |
| JP2011071966A (ja) * | 2009-08-24 | 2011-04-07 | Kyushu Institute Of Technology | パイプライン型アナログデジタル変換装置 |
| JP5565903B2 (ja) * | 2010-05-06 | 2014-08-06 | ローム株式会社 | スイッチドキャパシタ利得段 |
| KR101685011B1 (ko) | 2010-12-09 | 2016-12-14 | 한국전자통신연구원 | 파이프라인 아날로그 디지털 변환기 |
| TWI489785B (zh) * | 2011-08-31 | 2015-06-21 | Pixart Imaging Inc | 管線式類比數位轉換器及其方法 |
| US8779957B2 (en) | 2012-08-02 | 2014-07-15 | Qualcomm Incorporated | Low distortion feed-forward delta-sigma modulator |
| KR101666275B1 (ko) * | 2014-06-26 | 2016-10-14 | 한국과학기술원 | 타임 레지스터를 이용한 시간-디지털 변환 장치 및 그 방법 |
| CN104270151B (zh) * | 2014-09-22 | 2017-05-03 | 电子科技大学 | 一种用于流水线模数转换器的输出延时电路 |
| KR101986938B1 (ko) * | 2017-10-26 | 2019-06-07 | 고려대학교 세종산학협력단 | 다이나믹 레퍼런스 및 2단 샘플앤드홀드를 이용한 고속, 저전력 파이프라인드 아날로그-디지털 변환기 |
| US11438005B2 (en) * | 2020-02-26 | 2022-09-06 | Analog Devices International Unlimited Company | Timing methods for SAR ADCs |
| CN114696829B (zh) * | 2020-12-28 | 2024-07-02 | 北京特邦微电子科技有限公司 | 模数转换电路及流水线模数转换器 |
| CN115580299A (zh) * | 2021-07-06 | 2023-01-06 | 瑞昱半导体股份有限公司 | 管线式模拟数字转换器与信号转换方法 |
| WO2025013417A1 (ja) * | 2023-07-11 | 2025-01-16 | ソニーセミコンダクタソリューションズ株式会社 | アナログデジタル変換器、集積回路、および、アナログデジタル変換器の制御方法 |
Family Cites Families (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4633223A (en) | 1981-10-13 | 1986-12-30 | Intel Corporation | DC offset correction circuit utilizing switched capacitor differential integrator |
| US5043732A (en) * | 1989-09-26 | 1991-08-27 | Analog Devices, Inc. | Analog-to-digital converter employing a pipeline multi-stage architecture |
| US4994808A (en) | 1989-12-14 | 1991-02-19 | Wichelman Karl F | Pipelined analog to digital converter with summing and comparator functions occurring in parallel for each bit |
| US5047772A (en) * | 1990-06-04 | 1991-09-10 | General Electric Company | Digital error correction system for subranging analog-to-digital converters |
| JPH04152717A (ja) | 1990-10-17 | 1992-05-26 | Hitachi Ltd | A/d変換器 |
| JP3153271B2 (ja) * | 1991-07-05 | 2001-04-03 | 株式会社日立製作所 | Ad変換器 |
| JPH05218868A (ja) | 1992-02-03 | 1993-08-27 | Hitachi Ltd | 多段型ad変換器 |
| JP2945805B2 (ja) | 1992-10-01 | 1999-09-06 | 松下電器産業株式会社 | A/d変換器 |
| KR970005828B1 (ko) | 1993-12-31 | 1997-04-21 | 김정덕 | 파이프 라인 구조의 다단 아날로그/디지탈 변환기 |
| US5572212A (en) | 1995-03-31 | 1996-11-05 | Exar Corporation | Pipelined analog to digital converter |
| US5541602A (en) | 1995-05-26 | 1996-07-30 | National Semiconductor Corporation | Multi-phased pipeland analog to digital converter |
| KR0157122B1 (ko) | 1995-12-23 | 1999-02-18 | 김광호 | 디지탈 보상형 아날로그 디지탈 변환기 |
| FR2750549B1 (fr) | 1996-06-28 | 1998-09-18 | Thomson Csf | Convertisseur analogique-numerique |
| US5771012A (en) * | 1996-09-11 | 1998-06-23 | Harris Corporation | Integrated circuit analog-to-digital converter and associated calibration method and apparatus |
| JP3042423B2 (ja) | 1996-09-30 | 2000-05-15 | 日本電気株式会社 | 直並列型a/d変換器 |
| US5710563A (en) * | 1997-01-09 | 1998-01-20 | National Semiconductor Corporation | Pipeline analog to digital converter architecture with reduced mismatch error |
| US5861832A (en) | 1997-03-27 | 1999-01-19 | Lucent Technologies Inc. | Analog-to-digital converter having amplifier and comparator stages |
| US6166675A (en) * | 1997-09-03 | 2000-12-26 | Texas Instruments Incorporated | Pipeline analog-to-digital conversion system using double sampling and method of operation |
| JP3384717B2 (ja) * | 1997-09-04 | 2003-03-10 | 三洋電機株式会社 | アナログ−デジタル変換回路 |
| DE69922433T2 (de) * | 1998-04-24 | 2006-03-23 | Texas Instruments Inc., Dallas | Pipeline-Analog-Digital-Wandlersystem mit geändertem Kodierungsschema und dessen Betriebsverfahren |
-
2000
- 2000-02-17 US US09/506,037 patent/US6359579B1/en not_active Expired - Lifetime
- 2000-08-25 EP EP00955891A patent/EP1256173A1/en not_active Withdrawn
- 2000-08-25 JP JP2001560540A patent/JP4583694B2/ja not_active Expired - Fee Related
- 2000-08-25 WO PCT/US2000/023456 patent/WO2001061860A1/en not_active Ceased
- 2000-08-25 CN CNB008190429A patent/CN1199356C/zh not_active Expired - Fee Related
- 2000-08-25 KR KR1020027010716A patent/KR100647885B1/ko not_active Expired - Fee Related
- 2000-09-04 TW TW089118028A patent/TW469704B/zh not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR100647885B1 (ko) | 2006-11-23 |
| KR20020079862A (ko) | 2002-10-19 |
| US6359579B1 (en) | 2002-03-19 |
| JP4583694B2 (ja) | 2010-11-17 |
| CN1435010A (zh) | 2003-08-06 |
| JP2003523679A (ja) | 2003-08-05 |
| EP1256173A1 (en) | 2002-11-13 |
| WO2001061860A1 (en) | 2001-08-23 |
| TW469704B (en) | 2001-12-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1199356C (zh) | 用于管线模拟至数字转换器的数字逻辑修正电路 | |
| US6323800B1 (en) | Pipeline analog to digital (a/d) converter with lengthened hold operation of a first stage | |
| US6337651B1 (en) | Pipeline analog to digital (A/D) converter with relaxed accuracy requirement for sample and hold stage | |
| CN102142840B (zh) | 折叠模数转换器 | |
| TWI452846B (zh) | 分段式類比數位轉換器及其方法 | |
| US9094030B2 (en) | Successive approximation analog to digital converter and method of analog to digital conversion | |
| CN104124971B (zh) | 基于逐次逼近原理的两级流水线型模数转换器 | |
| US7576677B2 (en) | Pipeline A/D converter converting analog signal to digital signal | |
| CN102571094A (zh) | 逐次逼近寄存器模数转换器以及利用其的模数转换方法 | |
| KR20120093234A (ko) | 전하 공유 디지털-아날로그 변환기 및 연속 근사 아날로그-디지털 변환기 | |
| TW201114191A (en) | Successive approximation analog to digital converter and method thereof | |
| US6295016B1 (en) | Pipeline analog to digital (A/D) converter with relaxed accuracy requirement for sample and hold stage | |
| EP2894787A1 (en) | High-speed successive approximation analog-to-digital converter | |
| US7649957B2 (en) | Non-overlapping multi-stage clock generator system | |
| EP1150433B1 (en) | Flash type analog-to-digital converter | |
| US8570204B2 (en) | Folded reference voltage flash ADC and method thereof | |
| JP3782911B2 (ja) | Adコンバータ回路 | |
| CN201766574U (zh) | 一种高速共模不敏感电荷比较器电路 | |
| JP2007143140A (ja) | 縦続型フォールディング補間方式のアナログデジタル変換器 | |
| CN106656184B (zh) | 一种折叠率为3的折叠内插型模数转换器及其纠错方法 | |
| CN101072031A (zh) | 比较器、模拟数字转换器与其电路布局方法 | |
| CN118890558B (zh) | 基于双边沿触发的斜坡发生器、模数转换器和图像传感器 | |
| CN115037305B (zh) | 一种saradc的电容阵列开关方法 | |
| KR102153925B1 (ko) | 아날로그-디지털변환기 동작 방법, 이를 이용하는 아날로그-디지털 변환기, 및 멀티채널 아날로그-디지털 변환 장치 | |
| Hwang et al. | Design of a 1.8 V 6-bit 100MSPS 5mW CMOS A/D converter with low power folding-interpolation techniques |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: GLOBALFOUNDRIES Free format text: FORMER OWNER: ADVANCED MICRO DEVICES INC. Effective date: 20100705 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: CALIFORNIA, THE UNITED STATES TO: CAYMAN ISLANDS, BRITISH |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20100705 Address after: Grand Cayman, Cayman Islands Patentee after: Globalfoundries Semiconductor Inc. Address before: American California Patentee before: Advanced Micro Devices Inc. |
|
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20050427 Termination date: 20110825 |