KR100647885B1 - 파이프라인 아날로그 디지털 변환기를 위한 디지털 논리교정 회로 - Google Patents

파이프라인 아날로그 디지털 변환기를 위한 디지털 논리교정 회로 Download PDF

Info

Publication number
KR100647885B1
KR100647885B1 KR1020027010716A KR20027010716A KR100647885B1 KR 100647885 B1 KR100647885 B1 KR 100647885B1 KR 1020027010716 A KR1020027010716 A KR 1020027010716A KR 20027010716 A KR20027010716 A KR 20027010716A KR 100647885 B1 KR100647885 B1 KR 100647885B1
Authority
KR
South Korea
Prior art keywords
digital
converter
circuit
mdac
stage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020027010716A
Other languages
English (en)
Korean (ko)
Other versions
KR20020079862A (ko
Inventor
치앙미-링
Original Assignee
어드밴스드 마이크로 디바이시즈, 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 어드밴스드 마이크로 디바이시즈, 인코포레이티드 filed Critical 어드밴스드 마이크로 디바이시즈, 인코포레이티드
Publication of KR20020079862A publication Critical patent/KR20020079862A/ko
Application granted granted Critical
Publication of KR100647885B1 publication Critical patent/KR100647885B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
    • H03M1/0675—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy
    • H03M1/069—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy by range overlap between successive stages or steps
    • H03M1/0695—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence using redundancy by range overlap between successive stages or steps using less than the maximum number of output states per stage or step, e.g. 1.5 per stage or less than 1.5 bit per stage type
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
    • H03M1/0624—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by synchronisation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/34—Analogue value compared with reference values
    • H03M1/38—Analogue value compared with reference values sequentially only, e.g. successive approximation type
    • H03M1/44—Sequential comparisons in series-connected stages with change in value of analogue signal
    • H03M1/442—Sequential comparisons in series-connected stages with change in value of analogue signal using switched capacitors

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
KR1020027010716A 2000-02-17 2000-08-25 파이프라인 아날로그 디지털 변환기를 위한 디지털 논리교정 회로 Expired - Fee Related KR100647885B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/506,037 2000-02-17
US09/506,037 US6359579B1 (en) 2000-02-17 2000-02-17 Digital logic correction circuit for a pipeline analog to digital (A/D) converter

Publications (2)

Publication Number Publication Date
KR20020079862A KR20020079862A (ko) 2002-10-19
KR100647885B1 true KR100647885B1 (ko) 2006-11-23

Family

ID=24012906

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020027010716A Expired - Fee Related KR100647885B1 (ko) 2000-02-17 2000-08-25 파이프라인 아날로그 디지털 변환기를 위한 디지털 논리교정 회로

Country Status (7)

Country Link
US (1) US6359579B1 (enExample)
EP (1) EP1256173A1 (enExample)
JP (1) JP4583694B2 (enExample)
KR (1) KR100647885B1 (enExample)
CN (1) CN1199356C (enExample)
TW (1) TW469704B (enExample)
WO (1) WO2001061860A1 (enExample)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6700523B2 (en) * 2001-10-25 2004-03-02 Oki Electric Industry Co., Ltd. Analog to digital converter selecting reference voltages in accordance with feedback from prior stages
KR100460700B1 (ko) * 2002-10-15 2004-12-09 한국전자통신연구원 아날로그-디지털 변환기의 디지털 오류 교정 방법
US6784814B1 (en) 2003-03-07 2004-08-31 Regents Of The University Of Minnesota Correction for pipelined analog to digital (A/D) converter
JP3843105B2 (ja) * 2003-03-26 2006-11-08 三洋電機株式会社 アナログ−デジタル変換回路および画像処理回路
KR20050019676A (ko) * 2003-08-20 2005-03-03 이화트론 주식회사 인터넷 위성방송을 위한 디지털 인터넷 비디오 익스프레스시스템
US7065666B2 (en) * 2003-11-13 2006-06-20 Micron Technology, Inc. Apparatus and method for generating a delayed clock signal
JP3785175B2 (ja) * 2004-03-30 2006-06-14 株式会社東芝 多入力ａ／ｄ変換装置及びこれを用いた無線受信機
US8074051B2 (en) 2004-04-07 2011-12-06 Aspen Acquisition Corporation Multithreaded processor with multiple concurrent pipelines per thread
US6933875B1 (en) * 2004-11-08 2005-08-23 United Microelectronics Corp. Pipelined analog-to-digital converter with unequal work timing
US7417574B2 (en) * 2004-12-13 2008-08-26 Texas Instruments Incorporated Efficient amplifier sharing in a multi-stage analog to digital converter
JP4579726B2 (ja) * 2005-03-14 2010-11-10 株式会社エヌ・ティ・ティ・ドコモ 移動通信端末
US7280064B2 (en) * 2005-09-08 2007-10-09 Realtek Semiconductor Corp. Pipeline ADC with minimum overhead digital error correction
KR100843554B1 (ko) * 2006-08-31 2008-07-04 삼성전자주식회사 멀티-채널 파이프라인드 신호 변환기
US8704581B2 (en) * 2007-04-23 2014-04-22 Qualcomm Incorporated Switched capacitor integration and summing circuits
US7414564B1 (en) 2007-06-18 2008-08-19 Analog Devices, Inc. Enhanced-accuracy converter stages for pipelined signal converter systems
KR101140349B1 (ko) 2008-09-16 2012-05-03 한국전자통신연구원 다단 연속 근사 레지스터 아날로그 디지털 변환기
JP5417993B2 (ja) * 2009-06-01 2014-02-19 日本テキサス・インスツルメンツ株式会社 アナログ−デジタル変換回路
JP2011071966A (ja) * 2009-08-24 2011-04-07 Kyushu Institute Of Technology パイプライン型アナログデジタル変換装置
JP5565903B2 (ja) * 2010-05-06 2014-08-06 ローム株式会社 スイッチドキャパシタ利得段
KR101685011B1 (ko) 2010-12-09 2016-12-14 한국전자통신연구원 파이프라인 아날로그 디지털 변환기
TWI489785B (zh) * 2011-08-31 2015-06-21 Pixart Imaging Inc 管線式類比數位轉換器及其方法
US8779957B2 (en) 2012-08-02 2014-07-15 Qualcomm Incorporated Low distortion feed-forward delta-sigma modulator
KR101666275B1 (ko) * 2014-06-26 2016-10-14 한국과학기술원 타임 레지스터를 이용한 시간-디지털 변환 장치 및 그 방법
CN104270151B (zh) * 2014-09-22 2017-05-03 电子科技大学 一种用于流水线模数转换器的输出延时电路
KR101986938B1 (ko) * 2017-10-26 2019-06-07 고려대학교 세종산학협력단 다이나믹 레퍼런스 및 2단 샘플앤드홀드를 이용한 고속, 저전력 파이프라인드 아날로그-디지털 변환기
US11438005B2 (en) * 2020-02-26 2022-09-06 Analog Devices International Unlimited Company Timing methods for SAR ADCs
CN114696829B (zh) * 2020-12-28 2024-07-02 北京特邦微电子科技有限公司 模数转换电路及流水线模数转换器
CN115580299A (zh) * 2021-07-06 2023-01-06 瑞昱半导体股份有限公司 管线式模拟数字转换器与信号转换方法
WO2025013417A1 (ja) * 2023-07-11 2025-01-16 ソニーセミコンダクタソリューションズ株式会社 アナログデジタル変換器、集積回路、および、アナログデジタル変換器の制御方法

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4633223A (en) 1981-10-13 1986-12-30 Intel Corporation DC offset correction circuit utilizing switched capacitor differential integrator
US5043732A (en) * 1989-09-26 1991-08-27 Analog Devices, Inc. Analog-to-digital converter employing a pipeline multi-stage architecture
US4994808A (en) 1989-12-14 1991-02-19 Wichelman Karl F Pipelined analog to digital converter with summing and comparator functions occurring in parallel for each bit
US5047772A (en) * 1990-06-04 1991-09-10 General Electric Company Digital error correction system for subranging analog-to-digital converters
JPH04152717A (ja) 1990-10-17 1992-05-26 Hitachi Ltd Ａ／ｄ変換器
JP3153271B2 (ja) * 1991-07-05 2001-04-03 株式会社日立製作所 Ａｄ変換器
JPH05218868A (ja) 1992-02-03 1993-08-27 Hitachi Ltd 多段型ａｄ変換器
JP2945805B2 (ja) 1992-10-01 1999-09-06 松下電器産業株式会社 Ａ／ｄ変換器
KR970005828B1 (ko) 1993-12-31 1997-04-21 김정덕 파이프 라인 구조의 다단 아날로그/디지탈 변환기
US5572212A (en) 1995-03-31 1996-11-05 Exar Corporation Pipelined analog to digital converter
US5541602A (en) 1995-05-26 1996-07-30 National Semiconductor Corporation Multi-phased pipeland analog to digital converter
KR0157122B1 (ko) 1995-12-23 1999-02-18 김광호 디지탈 보상형 아날로그 디지탈 변환기
FR2750549B1 (fr) 1996-06-28 1998-09-18 Thomson Csf Convertisseur analogique-numerique
US5771012A (en) * 1996-09-11 1998-06-23 Harris Corporation Integrated circuit analog-to-digital converter and associated calibration method and apparatus
JP3042423B2 (ja) 1996-09-30 2000-05-15 日本電気株式会社 直並列型ａ／ｄ変換器
US5710563A (en) * 1997-01-09 1998-01-20 National Semiconductor Corporation Pipeline analog to digital converter architecture with reduced mismatch error
US5861832A (en) 1997-03-27 1999-01-19 Lucent Technologies Inc. Analog-to-digital converter having amplifier and comparator stages
US6166675A (en) * 1997-09-03 2000-12-26 Texas Instruments Incorporated Pipeline analog-to-digital conversion system using double sampling and method of operation
JP3384717B2 (ja) * 1997-09-04 2003-03-10 三洋電機株式会社 アナログ−デジタル変換回路
DE69922433T2 (de) * 1998-04-24 2006-03-23 Texas Instruments Inc., Dallas Pipeline-Analog-Digital-Wandlersystem mit geändertem Kodierungsschema und dessen Betriebsverfahren

Also Published As

Publication number Publication date
KR20020079862A (ko) 2002-10-19
US6359579B1 (en) 2002-03-19
JP4583694B2 (ja) 2010-11-17
CN1435010A (zh) 2003-08-06
JP2003523679A (ja) 2003-08-05
EP1256173A1 (en) 2002-11-13
WO2001061860A1 (en) 2001-08-23
CN1199356C (zh) 2005-04-27
TW469704B (en) 2001-12-21

Similar Documents

Publication Publication Date Title
KR100647885B1 (ko) 파이프라인 아날로그 디지털 변환기를 위한 디지털 논리교정 회로
US6337651B1 (en) Pipeline analog to digital (A/D) converter with relaxed accuracy requirement for sample and hold stage
US6323800B1 (en) Pipeline analog to digital (a/d) converter with lengthened hold operation of a first stage
Brandt et al. A 75-mW, 10-b, 20-MSPS CMOS subranging ADC with 9.5 effective bits at Nyquist
JP3737346B2 (ja) サンプルホールド増幅回路とそれを用いたパイプライン型ａｄ変換器およびパイプライン型ｄａ変換器
Taft et al. A 1.8 V 1.0 GS/s 10b self-calibrating unified-folding-interpolating ADC with 9.1 ENOB at Nyquist frequency
US6166675A (en) Pipeline analog-to-digital conversion system using double sampling and method of operation
KR101698632B1 (ko) 전하 공유 디지털-아날로그 변환기 및 연속 근사 아날로그-디지털 변환기
SE500357C2 (sv) Arrangemang för analog/digital-omvandling
US6229472B1 (en) A/D converter
US6295016B1 (en) Pipeline analog to digital (A/D) converter with relaxed accuracy requirement for sample and hold stage
Nakajima et al. A background self-calibrated 6b 2.7 GS/s ADC with cascade-calibrated folding-interpolating architecture
JPH11274927A (ja) パイプライン接続ａ／ｄ変換器のためのデジタル自己較正方式
CN107070450A (zh) 基于电荷域信号处理的多通道dac相位误差校准电路
KR101287097B1 (ko) 채널 간 부정합 문제를 최소화한 ４채널 파이프라인 ｓａｒ ａｄｃ
EP1962428A1 (en) Method and apparatus for analog-to-digital conversion using switched capacitors
JP2012244521A (ja) 比較器及びａｄ変換器
JP2005072844A (ja) Ａ／ｄコンバータ
US7649957B2 (en) Non-overlapping multi-stage clock generator system
US6288662B1 (en) A/D converter circuit having ladder resistor network with alternating first and second resistors of different resistance values
US6317070B1 (en) Floating-point analog-to-digital converter
JP3782911B2 (ja) Ａｄコンバータ回路
US5751236A (en) A/D conversion with folding and interpolation
KR100850747B1 (ko) 알고리즘 아날로그-디지털 변환기
US6750799B1 (en) A/D conversion technique using digital averages

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R14-asn-PN2301

FPAY Annual fee payment

Payment date: 20111020

Year of fee payment: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

FPAY Annual fee payment

Payment date: 20121019

Year of fee payment: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20131114

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20131114