CN107833888B - 半导体装置及其制造方法 - Google Patents
半导体装置及其制造方法 Download PDFInfo
- Publication number
- CN107833888B CN107833888B CN201710141619.8A CN201710141619A CN107833888B CN 107833888 B CN107833888 B CN 107833888B CN 201710141619 A CN201710141619 A CN 201710141619A CN 107833888 B CN107833888 B CN 107833888B
- Authority
- CN
- China
- Prior art keywords
- insulating layer
- layer
- semiconductor device
- layers
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
- H01L21/76825—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by exposing the layer to particle radiation, e.g. ion implantation, irradiation with UV light or electrons etc.
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5283—Cross-sectional geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/5329—Insulating materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/10—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the top-view layout
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B41/23—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B41/27—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
- H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/10—EEPROM devices comprising charge-trapping gate insulators characterised by the top-view layout
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/20—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels
- H10B43/23—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels
- H10B43/27—EEPROM devices comprising charge-trapping gate insulators characterised by three-dimensional arrangements, e.g. with cells on different height levels with source and drain on different levels, e.g. with sloping channels the channels comprising vertical portions, e.g. U-shaped channels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
- H10B43/35—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region with cell select transistors, e.g. NAND
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/50—EEPROM devices comprising charge-trapping gate insulators characterised by the boundary region between the core and peripheral circuit regions
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Plasma & Fusion (AREA)
- Semiconductor Memories (AREA)
- Non-Volatile Memory (AREA)
Abstract
Description
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662393708P | 2016-09-13 | 2016-09-13 | |
US62/393,708 | 2016-09-13 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN107833888A CN107833888A (zh) | 2018-03-23 |
CN107833888B true CN107833888B (zh) | 2022-03-04 |
Family
ID=61560755
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710141619.8A Active CN107833888B (zh) | 2016-09-13 | 2017-03-10 | 半导体装置及其制造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US9929041B1 (zh) |
CN (1) | CN107833888B (zh) |
TW (1) | TWI653745B (zh) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10483207B2 (en) * | 2016-08-03 | 2019-11-19 | Toshiba Memory Corporation | Semiconductor device |
JP2019114745A (ja) * | 2017-12-26 | 2019-07-11 | 東芝メモリ株式会社 | 半導体装置 |
JP2020038909A (ja) * | 2018-09-04 | 2020-03-12 | キオクシア株式会社 | 半導体記憶装置 |
JP2020136535A (ja) * | 2019-02-21 | 2020-08-31 | キオクシア株式会社 | 半導体記憶装置及び半導体記憶装置の製造方法 |
JP2020136644A (ja) * | 2019-02-26 | 2020-08-31 | キオクシア株式会社 | 半導体記憶装置 |
JP2020155492A (ja) * | 2019-03-18 | 2020-09-24 | キオクシア株式会社 | 半導体記憶装置および半導体記憶装置の製造方法 |
JP2021048297A (ja) * | 2019-09-19 | 2021-03-25 | キオクシア株式会社 | 半導体記憶装置 |
JP2021048302A (ja) * | 2019-09-19 | 2021-03-25 | キオクシア株式会社 | 半導体記憶装置 |
JP2021150463A (ja) * | 2020-03-18 | 2021-09-27 | キオクシア株式会社 | 半導体装置 |
TWI812974B (zh) * | 2020-09-04 | 2023-08-21 | 日商鎧俠股份有限公司 | 半導體記憶裝置 |
CN112599416B (zh) * | 2020-12-15 | 2021-10-15 | 长江存储科技有限责任公司 | 一种3d nand存储器件的制造方法 |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101587860A (zh) * | 2008-05-21 | 2009-11-25 | 海力士半导体有限公司 | 制造半导体器件的方法 |
CN102097387A (zh) * | 2009-12-15 | 2011-06-15 | 三星电子株式会社 | 制造非易失性存储器的方法 |
WO2011125806A1 (en) * | 2010-04-09 | 2011-10-13 | Semiconductor Energy Laboratory Co., Ltd. | Manufacturing method of semiconductor device |
CN103531464A (zh) * | 2012-07-03 | 2014-01-22 | 中国科学院微电子研究所 | 氮化硅高深宽比孔的刻蚀方法 |
CN104319259A (zh) * | 2014-10-29 | 2015-01-28 | 上海集成电路研发中心有限公司 | 一种超低介电常数薄膜的制作方法 |
CN104835824A (zh) * | 2014-02-06 | 2015-08-12 | 株式会社东芝 | 半导体存储装置及其制造方法 |
US9230987B2 (en) * | 2014-02-20 | 2016-01-05 | Sandisk Technologies Inc. | Multilevel memory stack structure and methods of manufacturing the same |
CN105261629A (zh) * | 2010-12-14 | 2016-01-20 | 桑迪士克3D有限责任公司 | 具有3d阵列的非易失性存储器及其方法 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101524824B1 (ko) * | 2009-01-21 | 2015-06-03 | 삼성전자주식회사 | 패턴 구조체 형성 방법 |
KR101549690B1 (ko) * | 2009-12-18 | 2015-09-14 | 삼성전자주식회사 | 3차원 반도체 장치 및 그 제조 방법 |
JP2011166061A (ja) | 2010-02-15 | 2011-08-25 | Toshiba Corp | 半導体装置の製造方法 |
JP2013084715A (ja) * | 2011-10-07 | 2013-05-09 | Toshiba Corp | 不揮発性半導体記憶装置およびその製造方法 |
JP2013187200A (ja) | 2012-03-05 | 2013-09-19 | Toshiba Corp | 半導体装置の製造方法及び半導体装置 |
JP2016046439A (ja) | 2014-08-25 | 2016-04-04 | 株式会社東芝 | 半導体装置およびその製造方法 |
KR102244219B1 (ko) * | 2014-09-29 | 2021-04-27 | 삼성전자주식회사 | 메모리 장치 및 그 제조 방법 |
KR102259943B1 (ko) * | 2014-12-08 | 2021-06-04 | 삼성전자주식회사 | 멀티 플래인을 포함하는 불 휘발성 메모리 장치 |
US9601577B1 (en) * | 2015-10-08 | 2017-03-21 | Samsung Electronics Co., Ltd. | Three-dimensionally integrated circuit devices including oxidation suppression layers |
US9704801B1 (en) * | 2016-02-17 | 2017-07-11 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
-
2017
- 2017-03-09 TW TW106107692A patent/TWI653745B/zh active
- 2017-03-10 CN CN201710141619.8A patent/CN107833888B/zh active Active
- 2017-03-10 US US15/455,674 patent/US9929041B1/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101587860A (zh) * | 2008-05-21 | 2009-11-25 | 海力士半导体有限公司 | 制造半导体器件的方法 |
CN102097387A (zh) * | 2009-12-15 | 2011-06-15 | 三星电子株式会社 | 制造非易失性存储器的方法 |
WO2011125806A1 (en) * | 2010-04-09 | 2011-10-13 | Semiconductor Energy Laboratory Co., Ltd. | Manufacturing method of semiconductor device |
CN105261629A (zh) * | 2010-12-14 | 2016-01-20 | 桑迪士克3D有限责任公司 | 具有3d阵列的非易失性存储器及其方法 |
CN103531464A (zh) * | 2012-07-03 | 2014-01-22 | 中国科学院微电子研究所 | 氮化硅高深宽比孔的刻蚀方法 |
CN104835824A (zh) * | 2014-02-06 | 2015-08-12 | 株式会社东芝 | 半导体存储装置及其制造方法 |
US9230987B2 (en) * | 2014-02-20 | 2016-01-05 | Sandisk Technologies Inc. | Multilevel memory stack structure and methods of manufacturing the same |
CN104319259A (zh) * | 2014-10-29 | 2015-01-28 | 上海集成电路研发中心有限公司 | 一种超低介电常数薄膜的制作方法 |
Also Published As
Publication number | Publication date |
---|---|
US20180076085A1 (en) | 2018-03-15 |
TWI653745B (zh) | 2019-03-11 |
TW201824521A (zh) | 2018-07-01 |
CN107833888A (zh) | 2018-03-23 |
US9929041B1 (en) | 2018-03-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107833888B (zh) | 半导体装置及其制造方法 | |
CN106469735B (zh) | 半导体装置及半导体装置的制造方法 | |
CN107302002B (zh) | 半导体装置及其制造方法 | |
CN107180835B (zh) | 半导体存储装置 | |
CN107170745B (zh) | 半导体装置及其制造方法 | |
US9646989B1 (en) | Three-dimensional memory device | |
CN108573977B (zh) | 半导体装置及其制造方法 | |
KR101087476B1 (ko) | 반도체 기억 장치 및 그 제조 방법 | |
US10319734B2 (en) | Semiconductor memory device having air gap | |
CN108735748B (zh) | 三维半导体器件 | |
CN102468282A (zh) | 三维半导体器件及其制造方法 | |
CN111564445A (zh) | 3d存储器件及其制造方法 | |
CN111354738A (zh) | 一种三维有结半导体存储器件及其制造方法 | |
JP2018160531A (ja) | 半導体記憶装置及びその製造方法 | |
US20170110471A1 (en) | Semiconductor device and method for manufacturing same | |
US11069702B2 (en) | Semiconductor device and manufacturing method thereof | |
JP2018137299A (ja) | 半導体装置 | |
US20170069652A1 (en) | Semiconductor device and method for manufacturing the same | |
JP2019009382A (ja) | 半導体装置 | |
CN114521291A (zh) | 存储器阵列及用于形成包括存储器单元串的存储器阵列的方法 | |
CN112713150A (zh) | 存储器阵列及用于形成包括存储器单元串的存储器阵列的方法 | |
US9853052B1 (en) | Semiconductor device and method for manufacturing same | |
TWI654747B (zh) | Semiconductor memory device | |
CN112786611A (zh) | 存储器阵列和用于形成包括存储器单元串的存储器阵列的方法 | |
JP2019201028A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB02 | Change of applicant information | ||
CB02 | Change of applicant information |
Address after: Tokyo Applicant after: Kaixia Co.,Ltd. Address before: Tokyo Applicant before: TOSHIBA MEMORY Corp. Address after: Tokyo Applicant after: TOSHIBA MEMORY Corp. Address before: Tokyo Applicant before: Pangea Co.,Ltd. |
|
TA01 | Transfer of patent application right | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20220208 Address after: Tokyo Applicant after: Pangea Co.,Ltd. Address before: Tokyo Applicant before: TOSHIBA MEMORY Corp. |
|
GR01 | Patent grant | ||
GR01 | Patent grant |