CN104617102B - 阵列基板及阵列基板制造方法 - Google Patents

阵列基板及阵列基板制造方法 Download PDF

Info

Publication number
CN104617102B
CN104617102B CN201410854124.6A CN201410854124A CN104617102B CN 104617102 B CN104617102 B CN 104617102B CN 201410854124 A CN201410854124 A CN 201410854124A CN 104617102 B CN104617102 B CN 104617102B
Authority
CN
China
Prior art keywords
layer
region
light shield
array base
public electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410854124.6A
Other languages
English (en)
Other versions
CN104617102A (zh
Inventor
戴天明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to CN201410854124.6A priority Critical patent/CN104617102B/zh
Priority to PCT/CN2015/071208 priority patent/WO2016106899A1/zh
Priority to US14/436,063 priority patent/US9704884B2/en
Publication of CN104617102A publication Critical patent/CN104617102A/zh
Application granted granted Critical
Publication of CN104617102B publication Critical patent/CN104617102B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1222Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or crystalline structure of the active layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/1288Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1335Structural association of cells with optical devices, e.g. polarisers or reflectors
    • G02F1/133509Filters, e.g. light shielding masks
    • G02F1/133512Light shielding layers, e.g. black matrix
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1343Electrodes
    • G02F1/134309Electrodes characterised by their geometrical arrangement
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1343Electrodes
    • G02F1/13439Electrodes characterised by their electrical, optical, physical properties; materials therefor; method of making
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/1368Active matrix addressed cells in which the switching element is a three-electrode device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02532Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02587Structure
    • H01L21/0259Microstructure
    • H01L21/02595Microstructure polycrystalline
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78633Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device with a light shield
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651Silicon transistors
    • H01L29/7866Non-monocrystalline silicon transistors
    • H01L29/78672Polycrystalline or microcrystalline silicon transistor
    • H01L29/78675Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1343Electrodes
    • G02F1/134309Electrodes characterised by their geometrical arrangement
    • G02F1/134318Electrodes characterised by their geometrical arrangement having a patterned common electrode
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136227Through-hole connection of the pixel electrode to the active element through an insulation layer
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136231Active matrix addressed cells for reducing the number of lithographic steps
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/13625Patterning using multi-mask exposure
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362Active matrix addressed cells
    • G02F1/136286Wiring, e.g. gate line, drain line
    • G02F1/136295Materials; Compositions; Manufacture processes
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2201/00Constructional arrangements not provided for in groups G02F1/00 - G02F7/00
    • G02F2201/12Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode
    • G02F2201/121Constructional arrangements not provided for in groups G02F1/00 - G02F7/00 electrode common or background
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F2202/00Materials and properties
    • G02F2202/10Materials and properties semiconductor
    • G02F2202/104Materials and properties semiconductor poly-Si

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Nonlinear Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Optics & Photonics (AREA)
  • Mathematical Physics (AREA)
  • Ceramic Engineering (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Inorganic Chemistry (AREA)
  • Geometry (AREA)
  • Liquid Crystal (AREA)
  • Thin Film Transistor (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

本发明提供一种阵列基板及其制造方法,所述阵列基板包括基板、公共电极、遮光层、绝缘层、多晶硅层、栅极绝缘层、栅极、介质层及源漏极,其特征在于,所述公共电极形成所述基板上,所述遮光层位于所述公共电极上,所述绝缘层位于所述遮光层及公共电极上,所述栅极与所述公共电极通过过孔连接。本发明的阵列基板制造方法通过在基板上形成透明导电层及第一金属层后再通过一次光罩及多次蚀刻形成图案化后的公共电极及遮光层,节省了一道光罩;然后通过一次光罩蚀刻后形成连通公共电极及栅极的电极过孔,后续再进行介质层及源漏极制作,整体工艺之采用七道光罩,简化阵列基板管的加工工艺步骤,降低阵列基板的制作成本。

Description

阵列基板及阵列基板制造方法
技术领域
本发明涉及LTPS薄膜晶体管的制造领域,尤其涉及一种阵列基板及阵列基板制造方法。
背景技术
低温多晶硅(low temperature poly-silicon,简称为LTPS)薄膜晶体管液晶显示器有别于传统的非晶硅薄膜晶体管液晶显示器,其电子迁移率可以达到200cm2/V-sec以上,可有效减小薄膜晶体管器件的面积,从而达到提高开口率,并且在增进显示器亮度的同时还可以降低整体的功耗。另外,较高的电子迁移率可以将部分驱动电路集成在玻璃基板上,减少了驱动IC,还可以大幅提升液晶显示面板的可靠度,从而使得面板的制造成本大幅降低。因此,LTPS薄膜晶体管液晶显示器逐步成为研究的热点。LTPS薄膜晶体管液晶显示器主要包括阵列基板和与其相对设置的彩膜基板。
但目前由于LTPS阵列基板的制程道数大概在9道左右,相对于非晶硅的制程而言,导致整体的设备投入过大和良率过低,生产工艺要复杂,制作成本相应增加,所以LTPSmask减少技术一直是LTPS研发的重点。
发明内容
本发明提供一种阵列基板及阵列基板制造方法,能够简化制造工艺,降低成本。
提供一种阵列基板,所述阵列基板包括基板、公共电极、遮光层、绝缘层、多晶硅层、栅极绝缘层、栅极、介质层及源漏极,所述公共电极形成所述基板上,所述遮光层位于所述公共电极上,所述绝缘层位于所述遮光层及公共电极上,所述栅极与所述公共电极通过过孔连接。
其中,所述多晶硅层包括第一多晶硅区域及第二多晶硅区域,所述多晶硅层位于所述绝缘层上,所述栅极绝缘层位于所述多晶硅层及绝缘层上。
其中,所述栅极位于所述栅极绝缘层上并正投影于所述第一多晶硅区域及第二多晶硅区域,所述介质层位于所述栅极及所述栅极绝缘层上。
其中,所述阵列基板还包括与所述第一多晶硅区域及第二多晶硅区域位于同一层的第一类掺杂区及第二类掺杂区,在介质层上相对应所述第一多晶硅区域及第二多晶硅区域的源漏极,所述源漏极均通过过孔与所述第一掺杂区及第二类掺杂区连接。
本发明还提供一种阵列基板制造方法,包括,
提供一基板,并在所述基板上依次沉积形成透明导电层及第一金属层;
在所述第一金属层上形成光阻层,通过一次光罩图案化所述光阻层,使图案化的光阻层包括两个第一区域及第二区域,其中,所述第一区域的厚度大于所述第二区域的厚度;
通过两次蚀刻工艺对所述透明导电层及第一金属层进行图案化,形成公共电极及遮光层;其中,所述遮光层包括在同一层的间隔设置的第一遮光区、第二遮光区及边缘区,所述边缘区正投影于所述公共电极上,所述第二区域正投影于边缘区上,所述两个第一区域正投影于所述第一遮光区及第二遮光区上;
通过两次蚀刻工艺去除图案化的光阻层及位于所述公共电极上的边缘区;
在所述遮光层及公共电极上形成绝缘层;
在所述绝缘层上形成图案化的多晶硅层;其中,所述多晶硅层包括第一多晶硅区域及第二多晶硅区域,所述第一多晶硅区域正投影于所述第一遮光区上,所述第二多晶硅区域正投影于所述第二遮光区上。
在所述多晶硅层及所述绝缘层上形成栅极绝缘层,通过光罩及蚀刻工艺在所述栅极绝缘层上形成电极过孔并定义第一类掺杂区;其中,所述过孔贯穿所述栅极绝缘层及绝缘层露出所述公共电极;所述第一类掺杂区位于所述第一多晶硅区域两侧;
对所述第一类掺杂区注入第一类型离子;
在所述栅极绝缘层上形成第二金属层,图案化第二金属层形成栅极,所述栅极通过电极过孔与所述公共电极连接。
其中,所述阵列基板制造方法还包括,定义第二类掺杂区及对所述第二类掺杂区注入第二类型离子;其中第二类掺杂区位于所述第二多晶硅区域两侧;对所述第二类掺杂区注入第二类型离子;
在栅极及所述栅极绝缘层上形成介质层,并且在介质层上形成源漏极层;
通过光罩蚀刻工艺对源漏极层图案化,形成相对应所述第一多晶硅区域的源漏极,及相对应第二多晶硅区域的源漏极,其中,所述源漏极通过过孔分别与所述第一类掺杂区及第二类掺杂区连接;
在所述源漏极上及介质层上形成图案化的像素层。
其中,所述“通过两次蚀刻工艺对所述透明导电层及第一金属层进行图案化,形成公共电极及遮光层”的步骤包括,对两个所述第一区域之间及第一区域与第二区域之间露出的第一金属层进行干蚀刻,形成所述遮光层的第一遮光区、第二遮光区及边缘区;
对露出遮光层的所述透明导电层进行湿蚀刻,形成所述公共电极。
其中,所述“通过蚀刻工艺去除遮光层及位于所述公共电极上的边缘区”的步骤包括,通过干蚀刻去除所述第二区域及部分第一区域后,再通过干蚀刻工艺去除剩下的第一区域部分及位于所述公共电极的所述边缘区。
其中,所述“通过光罩及蚀刻工艺在所述栅极绝缘层上形成电极过孔,并且定义第一类掺杂区”的步骤包括,通过半透膜光罩在所述栅极绝缘层上形成图案化的光阻层,形成电极孔位及两个植入孔位;
对所述电极孔位所对应的栅极绝缘层及绝缘层进行干蚀刻形成所述电极过孔;
通过蚀刻去除部分光阻层并打通所述两个植入孔位形成与栅极绝缘层连通的两个植入孔,所述两个植入孔对应位置为所述第一类掺杂区。
其中,所述第一类型离子为P型离子,所述第二类型离子为N型离子,或者,所述第二类型离子为P型离子,所述第一类型离子为N型离子。。
本发明的阵列基板制造方法通过在基板上形成透明导电层及第一金属层后再通过一次光罩及多次蚀刻形成图案化后的公共电极及遮光层,节省了一道光罩;然后通过一次光罩蚀刻后形成连通公共电极及栅极的电极过孔,后续再进行介质层及源漏极制作,节省钝化层(Passivation layer)层,整体工艺之采用七道光罩,简化阵列基板管的加工工艺步骤,降低阵列基板的制作成本。
附图说明
为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。
图1为本发明较佳实施方式的阵列基板结构剖面示意图。
图2为本发明较佳实施方式的阵列基板的制造方法的流程图。
图3至图17为本发明较佳实施方式的阵列基板的各个制造流程中的剖面图。
具体实施方式
下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。
请参阅图1,本发明提供一种LTPS薄膜晶体管显示中的阵列基板。所述阵列基板包括基板、公共电极11、遮光层12、绝缘层13、多晶硅层14、栅极绝缘层15、栅极16、介质层17及源漏极。所述公共电极11形成所述基板10上,所述遮光层12位于所述公共电极11上,所述绝缘层13位于所述遮光层12及公共电极11上。本实施例中,所述源漏极上还形成有像素层19。本实施例中列举的阵列基板以一个PTFT和一个NTFT为例。所述源漏极分别为源极181、182及漏极183、184。
本实施例中,所述多晶硅层14包括第一多晶硅区域141及第二多晶硅区域143,所述多晶硅层14位于所述绝缘层13上,所述栅极绝缘层15位于所述多晶硅层14及绝缘层13上。
本实施例中,所述栅极16位于所述栅极绝缘层15上并正投影于所述第一多晶硅区域及第二多晶硅区域,所述介质层17位于所述栅极16及所述栅极绝缘层15上。
本实施例中,所述阵列基板还包括与所述第一多晶硅区域及第二多晶硅区域位于同一层的第一类掺杂区145及第二类掺杂区146,在介质层17上相对应所述第一多晶硅区域及第二多晶硅区域的源漏极,所述源漏极通过过孔与所述第一掺杂区145及第二类掺杂区146连接。
请参阅图2,图中所示的是本发明较佳实施方式的阵列基板的制造方法的流程图,本发明的阵列基板制造方法包括如下步骤,
请参阅图3,步骤S1,提供所述基板10,并在所述基板10上依次沉积形成透明导电层21及第一金属层22。本实施例中,所述基板10为玻璃层。
请参阅图4,步骤S2,在所述第一金属层21上形成光阻层并通过一次光罩图案化所述光阻层,使图案化的光阻层23包括两个第一区域231及第二区域232。其中,所述第一区域231的厚度大于所述第二区域232的厚度。所述光罩(图未示)包括设置于所述光阻层的上方的三个透光部、半透光部及遮光部,通过光照射形成所述的两个第一区域231及第二区域232。本步骤中使用第一道光罩工艺。该光罩技术为本领域常用技术,再次不做赘述。
请参阅图5,步骤S3,通过两次蚀刻工艺对所述透明导电层21及第一金属层22进行图案化,形成公共电极11及遮光层12;其中,所述遮光层12包括在同一层的间隔设置的第一遮光区121、第二遮光区122及边缘区123。所述边缘区123正投影于所述公共电极24上,所述第二区域232正投影于边缘区123上,所述两个第一区域231正投影于所述第一遮光区121及第二遮光区122上。
在本步骤中包括步骤S31,对两个所述第一区域231之间及第一区域231与第二区域231之间露出的第一金属层22进行干蚀刻,形成所述遮光层12的第一遮光区121、第二遮光区122及边缘区123。
步骤S32,对露出遮光层23的所述透明导电层32进行湿蚀刻,形成所述公共电极11。
本实施例中,所述干蚀刻的气体为CF4,SF6或CL2和O2的混合气体,湿蚀刻液为草酸,硫酸,盐酸,或草酸、硫酸及盐酸的混合液。
请参阅图6与图7,步骤S4,通过两次蚀刻工艺去除图案化的光阻层23及位于所述公共电极24上的边缘区123。本步骤中包括通过干蚀刻去除所述第二区域232及部分第一区域231后,再通过干蚀刻工艺去除剩下的第一区域231部分及位于所述公共电极11的所述边缘区123。具体的,第一次干蚀刻去除所述第二区域232及与所述第二区域232厚度相同的部分第一区域231后,露出公共电极11的上的所述边缘区123,使第一区域231厚度减小,第二次干蚀刻一次性去除所述边缘区123及剩下的第一区域231,不会因为过度蚀刻而破坏所述公共电极11。
请参阅图8,步骤S5,在所述遮光层12及公共电极24上形成绝缘层13。
请参阅图9,步骤S6,在所述绝缘层13上形成图案化的多晶硅层14。其中,所述多晶硅层包括第一多晶硅区域141及第二多晶硅区域142,所述第一多晶硅区域141正投影于所述第一遮光区121上,所述第二多晶硅区域142正投影于所述第二遮光区122上。本步骤的图案化即指通过第二道光罩工艺形成多晶硅层14。
请参阅图10,步骤S7,在所述多晶硅层14及所述绝缘层13上形成栅极绝缘层15,通过光罩及蚀刻工艺在所述栅极绝缘层15上形成电极过孔151,并且定义第一类掺杂区145。其中,所述过孔贯穿所述栅极绝缘层15及绝缘层13露出所述公共电极12,所述第一类掺杂区145位于所述第一多晶硅区域141两侧;本步骤中,通过半透膜光罩定义出并且定义第一类掺杂区145及所述电极过孔的位置,再通过干蚀刻形成所述电极过孔151。所述光罩指通过第三道光罩。
请参阅图11,具体包括步骤S71,在所述栅极绝缘层15上形成光阻层并通过光罩图案化所述光阻层,使图案化的光阻层20包括电极孔位2001及两个植入孔位2002。所述电极孔位2001位于所述公共电极24正上方。所述两个植入孔位2002与所述第一多晶硅区域141两侧相对。
请参阅图12,步骤S72,对所述电极孔位2001所对应的栅极绝缘层15及绝缘层13进行干蚀刻,形成所述电极过孔151。
请参阅图13,步骤S73,通过蚀刻去除部分光阻层20并打通所述两个植入孔位2002形成与栅极绝缘层15连通的两个植入孔2004。其中,所述两个植入孔2004对应位置为第一类掺杂区145。
请参阅图14,步骤S8,穿过两个植入孔2004对所述第一类掺杂区145注入第一类型离子;所述第一类型离子为P型离子或N型离子。本实施例中为P型离子。本步骤中还包括步骤S81,通过蚀刻工艺去除图案化的光阻层20。
请参阅图15,步骤S9,在所述栅极绝缘层15上形成第二金属层(图未示),图案化第二金属层形成栅极16,所述栅极16通过电极过孔与所述公共电极12连接。本实施例中,所述图案化第二金属层为采用第四道光罩工艺形成栅极。所述过孔位于所述公共电极11一侧。所述栅极16包括分别正投影于所述第一多晶硅区域141及第二多晶硅区域142的两部分。
所述阵列基板制造方法还包括,
步骤S10,定义第二类掺杂区146,第二类掺杂区146位于所述第二多晶硅区域142两侧。对所述第二类掺杂区146注入第二类型离子。所述第一类型离子为N型离子或P型离子。本实施例中为N型离子。定义第二类掺杂区146通过现有技术实现。
请参阅图16,步骤S11,在栅极16及所述栅极绝缘层15上形成介质层17,并且在介质层17上形成源漏极层。在本步骤中,还包括对通过第五道光罩在所述介质层17上形成与所述第一类掺杂区145连通的过孔171及与第二类掺杂区146连通的过孔172。
请参阅图17,步骤S12,通过光罩蚀刻工艺对源漏极层图案化形成相对应所述第一多晶硅区域141的源漏极,及第二多晶硅区域142的源漏极。所述源漏极通过过孔分别与所述第一类掺杂区145及第二类掺杂区146连接。具体的,所述源漏极分别为源极181、182及漏极183、184。所述源极181及漏极183与所述第一掺杂区145通过过孔171连接。所述源极182及漏极184与第二类掺杂区146通过过孔172连接。本步骤中的光罩为第六道光罩。
请再次参阅图1,步骤S13,在所述源漏极上及介质层17上形成图案化的像素层19,最后形成如图1所示的阵列基板。本步骤中的图案化采用第七道光罩工艺。
本实施例中,所述第一遮光区121、第一多晶硅区域141、正投影于第一多晶硅区域141的栅极,第一类掺杂区145所在区域为PTFT。所述第二遮光区122、第二多晶硅区域142、正投影于第二多晶硅区域142的栅极、第二类掺杂区146所在区域为NTFT。
本发明针对上述两种实施例还提供了薄膜晶体管的制造方法,在阐述具体制备方法之前,应该理解,在本发明中,所述图案化即是指构图工艺,可包括光刻工艺,或,包括光刻工艺以及刻蚀步骤,同时还可以包括打印、喷墨等其他用于形成预定图形的工艺;光刻工艺,是指包括成膜、曝光、显影,等工艺过程的利用光刻胶、掩模板、曝光机等形成图形的工艺。可根据本发明中所形成的结构选择相应的构图工艺。
本发明的阵列基板制造方法通过在基板上形成透明导电层及第一金属层后再通过一次光罩及多次蚀刻形成图案化后的公共电极及遮光层,节省了一道光罩;然后通过一次光罩蚀刻后形成连通公共电极11及栅极16的电极过孔,后续再进行介质层及源漏极制作,节省钝化层(Passivation layer)层,整体工艺之采用七道光罩,简化阵列基板管的加工工艺步骤,降低阵列基板的制作成本。
通过本发明实施例薄膜晶体管的制造方法形成的显示器件,可以为:液晶面板、液晶电视、液晶显示器、OLED面板、OLED电视、电子纸、数码相框、手机等。
以上所揭露的仅为本发明一种较佳实施例而已,当然不能以此来限定本发明之权利范围,本领域普通技术人员可以理解实现上述实施例的全部或部分流程,并依本发明权利要求所作的等同变化,仍属于发明所涵盖的范围。

Claims (6)

1.一种阵列基板制造方法,所述方法包括,
提供一基板,并在所述基板上依次沉积形成透明导电层及第一金属层;
在所述第一金属层上形成光阻层,通过一次光罩图案化所述光阻层,使图案化的光阻层包括两个第一区域及第二区域,其中,所述第一区域的厚度大于所述第二区域的厚度;
通过两次蚀刻工艺对所述透明导电层及第一金属层进行图案化,形成公共电极及遮光层;其中,所述遮光层包括在同一层的间隔设置的第一遮光区、第二遮光区及边缘区,所述边缘区正投影于所述公共电极上,所述第二区域正投影于边缘区上,所述两个第一区域正投影于所述第一遮光区及第二遮光区上;
通过两次蚀刻工艺去除图案化的光阻层及位于所述公共电极上的边缘区;
在所述遮光层及公共电极上形成绝缘层;
在所述绝缘层上形成图案化的多晶硅层;其中,所述多晶硅层包括第一多晶硅区域及第二多晶硅区域,所述第一多晶硅区域正投影于所述第一遮光区上,所述第二多晶硅区域正投影于所述第二遮光区上;
在所述多晶硅层及所述绝缘层上形成栅极绝缘层,通过光罩及蚀刻工艺在所述栅极绝缘层上形成电极过孔并定义第一类掺杂区;其中,所述过孔贯穿所述栅极绝缘层及绝缘层露出所述公共电极;所述第一类掺杂区位于所述第一多晶硅区域两侧;
对所述第一类掺杂区注入第一类型离子;
在所述栅极绝缘层上形成第二金属层,图案化第二金属层形成栅极,所述栅极通过电极过孔与所述公共电极连接。
2.如权利要求1所述的阵列基板制造方法,其特征在于,所述阵列基板制造方法还包括,定义第二类掺杂区及对所述第二类掺杂区注入第二类型离子;其中第二类掺杂区位于所述第二多晶硅区域两侧;
在栅极及所述栅极绝缘层上形成介质层,并且在介质层上形成源漏极层;
通过光罩蚀刻工艺对源漏极层图案化,形成相对应所述第一多晶硅区域的源漏极,及相对应第二多晶硅区域的源漏极,其中,所述源漏极通过过孔分别与所述第一类掺杂区及第二类掺杂区连接;
在所述源漏极上及介质层上形成图案化的像素层。
3.如权利要求2所述的阵列基板制造方法,其特征在于,所述“通过两次蚀刻工艺对所述透明导电层及第一金属层进行图案化,形成公共电极及遮光层”的步骤包括,对两个所述第一区域之间及第一区域与第二区域之间露出的第一金属层进行干蚀刻,形成所述遮光层的第一遮光区、第二遮光区及边缘区;
对露出遮光层的所述透明导电层进行湿蚀刻,形成所述公共电极。
4.如权利要求3所述的阵列基板制造方法,其特征在于,所述“通过蚀刻工艺去除遮光层及位于所述公共电极上的边缘区”的步骤包括,通过干蚀刻去除所述第二区域及部分第一区域后,再通过干蚀刻工艺去除剩下的第一区域部分及位于所述公共电极的所述边缘区。
5.如权利要求2所述的阵列基板制造方法,其特征在于,所述“通过光罩及蚀刻工艺在所述栅极绝缘层上形成电极过孔,并且定义第一类掺杂区”的步骤包括,
通过半透膜光罩在所述栅极绝缘层上形成图案化的光阻层,形成电极孔位及两个植入孔位;
对所述电极孔位所对应的栅极绝缘层及绝缘层进行干蚀刻形成所述电极过孔;
通过蚀刻去除部分光阻层并打通所述两个植入孔位形成与栅极绝缘层连通的两个植入孔,所述两个植入孔对应位置为所述第一类掺杂区。
6.如权利要求2所述的阵列基板制造方法,其特征在于,所述第一类型离子为P型离子,所述第二类型离子为N型离子,或者,所述第二类型离子为P型离子,所述第一类型离子为N型离子。
CN201410854124.6A 2014-12-31 2014-12-31 阵列基板及阵列基板制造方法 Active CN104617102B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201410854124.6A CN104617102B (zh) 2014-12-31 2014-12-31 阵列基板及阵列基板制造方法
PCT/CN2015/071208 WO2016106899A1 (zh) 2014-12-31 2015-01-21 阵列基板及阵列基板制造方法
US14/436,063 US9704884B2 (en) 2014-12-31 2015-01-21 Low temperature poly-silicon (LTPS) thin film transistor based liquid crystal display

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410854124.6A CN104617102B (zh) 2014-12-31 2014-12-31 阵列基板及阵列基板制造方法

Publications (2)

Publication Number Publication Date
CN104617102A CN104617102A (zh) 2015-05-13
CN104617102B true CN104617102B (zh) 2017-11-03

Family

ID=53151473

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410854124.6A Active CN104617102B (zh) 2014-12-31 2014-12-31 阵列基板及阵列基板制造方法

Country Status (3)

Country Link
US (1) US9704884B2 (zh)
CN (1) CN104617102B (zh)
WO (1) WO2016106899A1 (zh)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105185742B (zh) * 2015-09-22 2018-02-16 武汉华星光电技术有限公司 一种阵列基板的制作方法及阵列基板
CN105470197B (zh) * 2016-01-28 2018-03-06 武汉华星光电技术有限公司 低温多晶硅阵列基板的制作方法
US9798202B2 (en) * 2016-03-11 2017-10-24 Shenzhen China Star Optoelectronics Technology Co., Ltd. FFS mode array substrate with TFT channel layer and common electrode layer patterned from a single semiconductor layer and manufacturing method thereof
CN105633016B (zh) * 2016-03-30 2019-04-02 深圳市华星光电技术有限公司 Tft基板的制作方法及制得的tft基板
TWI567465B (zh) * 2016-05-06 2017-01-21 友達光電股份有限公司 顯示面板及其陣列基板製作方法
CN106711157B (zh) * 2017-01-23 2019-07-02 武汉华星光电技术有限公司 Ltps阵列基板的制作方法
CN106896610A (zh) * 2017-02-24 2017-06-27 厦门天马微电子有限公司 阵列基板、显示面板及显示装置
CN106920804B (zh) * 2017-04-28 2020-03-24 厦门天马微电子有限公司 一种阵列基板、其驱动方法、显示面板及显示装置
CN108649036B (zh) 2018-04-28 2021-02-02 武汉华星光电技术有限公司 一种阵列基板及其制作方法
CN109768071A (zh) * 2019-01-16 2019-05-17 深圳市华星光电半导体显示技术有限公司 Oled显示面板及其制作方法
CN114078363B (zh) * 2020-08-17 2023-11-17 京东方科技集团股份有限公司 阵列基板、阵列基板的制作方法、显示面板和电子设备
CN114360384B (zh) * 2022-01-13 2023-01-10 武汉华星光电技术有限公司 一种阵列基板及显示面板

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20080045834A (ko) * 2006-11-21 2008-05-26 삼성전자주식회사 박막 트랜지스터 기판 및 그 제조방법
TWI412856B (zh) * 2010-07-29 2013-10-21 Chunghwa Picture Tubes Ltd 液晶顯示面板之薄膜電晶體基板與其製作方法
CN103413812A (zh) * 2013-07-24 2013-11-27 北京京东方光电科技有限公司 阵列基板及其制备方法、显示装置
CN103472646A (zh) * 2013-08-30 2013-12-25 京东方科技集团股份有限公司 一种阵列基板及其制备方法和显示装置
CN103579219A (zh) * 2012-07-27 2014-02-12 北京京东方光电科技有限公司 一种平板阵列基板、传感器及平板阵列基板的制造方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4142058B2 (ja) * 2005-06-22 2008-08-27 エプソンイメージングデバイス株式会社 電気光学装置および電子機器
KR101192073B1 (ko) * 2005-06-28 2012-10-17 엘지디스플레이 주식회사 프린지 필드 스위칭 모드 액정표시장치 및 그 제조방법
KR100978369B1 (ko) * 2005-12-29 2010-08-30 엘지디스플레이 주식회사 횡전계 방식 액정표시장치용 어레이 기판과 그 제조방법
TWI321853B (en) * 2006-11-21 2010-03-11 Innolux Display Corp Tft substrate and method of fabricating the same
CN202631914U (zh) * 2012-06-11 2012-12-26 京东方科技集团股份有限公司 一种阵列基板及显示装置
CN103268047B (zh) * 2012-12-31 2015-12-09 厦门天马微电子有限公司 一种ltps阵列基板及其制造方法
CN104167418B (zh) * 2014-06-30 2017-09-01 厦门天马微电子有限公司 一种阵列基板、制造方法及液晶显示面板

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20080045834A (ko) * 2006-11-21 2008-05-26 삼성전자주식회사 박막 트랜지스터 기판 및 그 제조방법
TWI412856B (zh) * 2010-07-29 2013-10-21 Chunghwa Picture Tubes Ltd 液晶顯示面板之薄膜電晶體基板與其製作方法
CN103579219A (zh) * 2012-07-27 2014-02-12 北京京东方光电科技有限公司 一种平板阵列基板、传感器及平板阵列基板的制造方法
CN103413812A (zh) * 2013-07-24 2013-11-27 北京京东方光电科技有限公司 阵列基板及其制备方法、显示装置
CN103472646A (zh) * 2013-08-30 2013-12-25 京东方科技集团股份有限公司 一种阵列基板及其制备方法和显示装置

Also Published As

Publication number Publication date
US9704884B2 (en) 2017-07-11
CN104617102A (zh) 2015-05-13
WO2016106899A1 (zh) 2016-07-07
US20160351595A1 (en) 2016-12-01

Similar Documents

Publication Publication Date Title
CN104617102B (zh) 阵列基板及阵列基板制造方法
CN105206568B (zh) 一种低温多晶硅tft阵列基板的制备方法及其阵列基板
CN108538860B (zh) 顶栅型非晶硅tft基板的制作方法
CN104617104B (zh) 阵列基板及其制作方法、显示装置
CN109037150B (zh) 金属氧化物半导体薄膜晶体管阵列基板及其制作方法
US10409115B2 (en) Liquid crystal display panel, array substrate and manufacturing method thereof
CN110600425B (zh) 阵列基板的制备方法及阵列基板
KR100919636B1 (ko) 리프트 오프를 이용한 패턴 형성 방법과 이를 이용한액정표시장치용 어레이 기판의 제조방법
CN107275340A (zh) 薄膜晶体管制备方法、阵列基板、其制备方法及显示装置
CN107910376B (zh) 垂直结构薄膜晶体管的制造方法及垂直结构薄膜晶体管
CN105336684A (zh) 多晶硅阵列基板的制作方法、多晶硅阵列基板及显示面板
US10957721B1 (en) Manufacturing method for CMOS LTPS TFT substrate
CN108598086B (zh) Tft阵列基板的制作方法及tft阵列基板
US20180204859A1 (en) Array substrate, method for manufacturing the same, display device and mask plate
CN103996656A (zh) 显示基板的制造方法和显示基板
TW201413825A (zh) 薄膜電晶體的製作方法
WO2016197400A1 (zh) Ltps阵列基板及其制造方法
CN106128962B (zh) 一种薄膜晶体管及其制作方法、阵列基板、显示装置
KR101903671B1 (ko) 박막 트랜지스터 표시판 및 그 제조 방법
WO2022001468A1 (zh) 薄膜晶体管、显示基板及显示装置
CN106449518A (zh) Ltps阵列基板的制造方法及阵列基板
CN108831895A (zh) 显示面板及其制造方法
CN103839888B (zh) 一种阵列基板及其制备方法、显示装置
CN103700667B (zh) 一种像素阵列结构及其制作方法、阵列基板和显示装置
JPH10173197A (ja) 薄膜トランジスタ及びその製造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant