CN103681384A - 芯片封装基板和结构及其制作方法 - Google Patents
芯片封装基板和结构及其制作方法 Download PDFInfo
- Publication number
- CN103681384A CN103681384A CN201210343444.6A CN201210343444A CN103681384A CN 103681384 A CN103681384 A CN 103681384A CN 201210343444 A CN201210343444 A CN 201210343444A CN 103681384 A CN103681384 A CN 103681384A
- Authority
- CN
- China
- Prior art keywords
- copper foil
- layer
- copper
- film
- conductive junction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/568—Temporary substrate used as encapsulation process aid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/2901—Shape
- H01L2224/29011—Shape comprising apertures or cavities
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
- H01L2224/48228—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/731—Location prior to the connecting process
- H01L2224/73101—Location prior to the connecting process on the same surface
- H01L2224/73103—Bump and layer connectors
- H01L2224/73104—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Abstract
Description
第一铜箔基板 | 11,11a |
第二铜箔基板 | 12,12a |
第一铜箔 | 13,13a |
第二铜箔 | 14,14a |
第一胶片 | 15,15a |
第二胶片 | 16,16a |
第三胶片 | 17,17a |
第一铜箔叠板 | 18, |
第二铜箔叠板 | 19, |
中心区 | 151,151a |
边缘区 | 152,152a |
第三铜箔 | 181, 18a |
第四铜箔 | 182, |
第一胶体层 | 183, |
第五铜箔 | 191, 19a |
第六铜箔 | 192, |
第二胶体层 | 193, |
承载基板 | 10,10a |
第一表面 | 101,101a |
第二表面 | 102,102a |
产品区域 | 103,103a |
非产品区域 | 104,104a |
第一接点图形 | 31,31a |
第二接点图形 | 32,32a |
第一导电接点 | 311,311a |
第二导电接点 | 321,321a |
第一光致抗蚀剂图形 | 41,41a |
第二光致抗蚀剂图形 | 42,42a |
第一焊球 | 21,21a |
第二焊球 | 22,22a |
第一背胶铜箔 | 23,23a |
第二背胶铜箔 | 24,24a |
第七铜箔 | 231,231a |
第一树脂层 | 232,232a |
第八铜箔 | 241,241a |
第二树脂层 | 242,242a |
第一导电线路层 | 233,233a |
第二导电线路层 | 243,243a |
第一防焊层 | 25,25a |
第二防焊层 | 26,26a |
多层基板 | 30,30a |
第一电性接触垫 | 234,234a |
第二电性接触垫 | 244,244a |
第一金层 | 235,235a |
第二金层 | 245,245a |
第一芯片封装基板 | 100,100a |
第二芯片封装基板 | 200,200a |
芯片 | 40, 40a |
封装体 | 43, 43a |
胶层 | 403,403a |
键合线 | 401,401a |
封装材料 | 402,402a |
第三焊球 | 27,27a |
芯片封装结构 | 300,300a |
第一凹陷 | 188a |
第二凹陷 | 198a |
第一薄铜层 | 182a |
第二薄铜层 | 192a |
Claims (19)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210343444.6A CN103681384B (zh) | 2012-09-17 | 2012-09-17 | 芯片封装基板和结构及其制作方法 |
TW101135436A TWI534916B (zh) | 2012-09-17 | 2012-09-26 | 晶片封裝基板和結構及其製作方法 |
US13/971,854 US9357647B2 (en) | 2012-09-17 | 2013-08-21 | Packaging substrate, method for manufacturing same, and chip packaging body having same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210343444.6A CN103681384B (zh) | 2012-09-17 | 2012-09-17 | 芯片封装基板和结构及其制作方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103681384A true CN103681384A (zh) | 2014-03-26 |
CN103681384B CN103681384B (zh) | 2016-06-01 |
Family
ID=50274269
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201210343444.6A Active CN103681384B (zh) | 2012-09-17 | 2012-09-17 | 芯片封装基板和结构及其制作方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US9357647B2 (zh) |
CN (1) | CN103681384B (zh) |
TW (1) | TWI534916B (zh) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104078431A (zh) * | 2014-06-27 | 2014-10-01 | 中国科学院上海微系统与信息技术研究所 | 双层底充胶填充的铜凸点封装互连结构及方法 |
CN104617077A (zh) * | 2015-01-26 | 2015-05-13 | 华为技术有限公司 | 封装基板和集成电路芯片 |
CN105097757A (zh) * | 2014-04-21 | 2015-11-25 | 富葵精密组件(深圳)有限公司 | 芯片封装基板、芯片封装结构及制作方法 |
CN106163108A (zh) * | 2015-04-10 | 2016-11-23 | 深圳市安特讯科技有限公司 | 线路及其制作方法 |
CN112517346A (zh) * | 2020-11-11 | 2021-03-19 | 昆山丘钛光电科技有限公司 | 整板芯片加工方法及芯片 |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9522514B2 (en) | 2013-12-19 | 2016-12-20 | Intel Corporation | Substrate or panel with releasable core |
US9434135B2 (en) | 2013-12-19 | 2016-09-06 | Intel Corporation | Panel with releasable core |
US9554472B2 (en) * | 2013-12-19 | 2017-01-24 | Intel Corporation | Panel with releasable core |
US9554468B2 (en) * | 2013-12-19 | 2017-01-24 | Intel Corporation | Panel with releasable core |
TWI571994B (zh) * | 2015-06-30 | 2017-02-21 | 旭德科技股份有限公司 | 封裝基板及其製作方法 |
US20170053858A1 (en) * | 2015-08-20 | 2017-02-23 | Intel Corporation | Substrate on substrate package |
US11277909B2 (en) * | 2019-08-30 | 2022-03-15 | Ttm Technologies Inc. | Three-dimensional circuit assembly with composite bonded encapsulation |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1567577A (zh) * | 2003-06-10 | 2005-01-19 | 矽品精密工业股份有限公司 | 具有高散热效能的半导体封装件及其制法 |
CN101515574A (zh) * | 2008-02-18 | 2009-08-26 | 旭德科技股份有限公司 | 芯片封装载板、芯片封装体及其制造方法 |
CN101553094A (zh) * | 2008-03-25 | 2009-10-07 | 钰桥半导体股份有限公司 | 具埋藏式金属导通柱的线路板制作方法 |
CN102270616A (zh) * | 2011-08-19 | 2011-12-07 | 日月光半导体制造股份有限公司 | 晶片级封装结构及其制造方法 |
CN102496581A (zh) * | 2011-12-22 | 2012-06-13 | 日月光半导体制造股份有限公司 | 半导体封装结构及其半导体封装基板的制造方法 |
CN102598324A (zh) * | 2009-11-12 | 2012-07-18 | 电气化学工业株式会社 | 发光元件搭载用基板及其制造方法 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050012225A1 (en) * | 2002-11-15 | 2005-01-20 | Choi Seung-Yong | Wafer-level chip scale package and method for fabricating and using the same |
TWI341570B (en) | 2006-03-17 | 2011-05-01 | Phoenix Prec Technology Corp | Laminated ic packaging substrate and connector structure |
US20080188037A1 (en) | 2007-02-05 | 2008-08-07 | Bridge Semiconductor Corporation | Method of manufacturing semiconductor chip assembly with sacrificial metal-based core carrier |
TW200839999A (en) | 2007-03-30 | 2008-10-01 | Phoenix Prec Technology Corp | Packaging substrate structure |
TWI366905B (en) | 2007-11-22 | 2012-06-21 | Packaging substrate structure | |
TWI356464B (en) | 2007-12-03 | 2012-01-11 | Unimicron Technology Corp | Method of forming strengthened structure package s |
TWI368303B (en) | 2007-12-21 | 2012-07-11 | Packaging substrate structure | |
TWI379393B (en) | 2008-05-28 | 2012-12-11 | Unimicron Technology Corp | Package substrate and fabrication method thereof |
US9559046B2 (en) * | 2008-09-12 | 2017-01-31 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of forming a fan-in package-on-package structure using through silicon vias |
US8510936B2 (en) * | 2009-12-29 | 2013-08-20 | Subtron Technology Co., Ltd. | Manufacturing method of package carrier |
-
2012
- 2012-09-17 CN CN201210343444.6A patent/CN103681384B/zh active Active
- 2012-09-26 TW TW101135436A patent/TWI534916B/zh active
-
2013
- 2013-08-21 US US13/971,854 patent/US9357647B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1567577A (zh) * | 2003-06-10 | 2005-01-19 | 矽品精密工业股份有限公司 | 具有高散热效能的半导体封装件及其制法 |
CN101515574A (zh) * | 2008-02-18 | 2009-08-26 | 旭德科技股份有限公司 | 芯片封装载板、芯片封装体及其制造方法 |
CN101553094A (zh) * | 2008-03-25 | 2009-10-07 | 钰桥半导体股份有限公司 | 具埋藏式金属导通柱的线路板制作方法 |
CN102598324A (zh) * | 2009-11-12 | 2012-07-18 | 电气化学工业株式会社 | 发光元件搭载用基板及其制造方法 |
CN102270616A (zh) * | 2011-08-19 | 2011-12-07 | 日月光半导体制造股份有限公司 | 晶片级封装结构及其制造方法 |
CN102496581A (zh) * | 2011-12-22 | 2012-06-13 | 日月光半导体制造股份有限公司 | 半导体封装结构及其半导体封装基板的制造方法 |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105097757A (zh) * | 2014-04-21 | 2015-11-25 | 富葵精密组件(深圳)有限公司 | 芯片封装基板、芯片封装结构及制作方法 |
CN105097757B (zh) * | 2014-04-21 | 2018-01-16 | 碁鼎科技秦皇岛有限公司 | 芯片封装基板、芯片封装结构及制作方法 |
CN104078431A (zh) * | 2014-06-27 | 2014-10-01 | 中国科学院上海微系统与信息技术研究所 | 双层底充胶填充的铜凸点封装互连结构及方法 |
CN104078431B (zh) * | 2014-06-27 | 2017-02-01 | 中国科学院上海微系统与信息技术研究所 | 双层底充胶填充的铜凸点封装互连结构及方法 |
CN104617077A (zh) * | 2015-01-26 | 2015-05-13 | 华为技术有限公司 | 封装基板和集成电路芯片 |
CN106163108A (zh) * | 2015-04-10 | 2016-11-23 | 深圳市安特讯科技有限公司 | 线路及其制作方法 |
CN112517346A (zh) * | 2020-11-11 | 2021-03-19 | 昆山丘钛光电科技有限公司 | 整板芯片加工方法及芯片 |
Also Published As
Publication number | Publication date |
---|---|
US20140078706A1 (en) | 2014-03-20 |
TWI534916B (zh) | 2016-05-21 |
US9357647B2 (en) | 2016-05-31 |
CN103681384B (zh) | 2016-06-01 |
TW201413841A (zh) | 2014-04-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103681384A (zh) | 芯片封装基板和结构及其制作方法 | |
CN103681559B (zh) | 芯片封装基板和结构及其制作方法 | |
TWI507096B (zh) | 多層電路板及其製作方法 | |
JP5289832B2 (ja) | 半導体装置および半導体装置の製造方法 | |
CN103632979B (zh) | 芯片封装基板和结构及其制作方法 | |
KR20060135065A (ko) | 경연성 기판 및 그 제조 방법 | |
US20140036465A1 (en) | Packaging substrate, method for manufacturing same, and chip packaging body having same | |
CN109618509B (zh) | 一种pcb的制造方法 | |
CN104299919A (zh) | 无芯层封装结构及其制造方法 | |
EP2141973A1 (en) | Method of providing conductive structures in a multi-foil system and multi-foil system comprising same | |
JP2004119729A (ja) | 回路装置の製造方法 | |
US5522963A (en) | Method for machining and depositing metallurgy on ceramic layers | |
KR100346899B1 (ko) | 반도체장치 및 그 제조방법 | |
CN107770946A (zh) | 印刷布线板及其制造方法 | |
CN107770953B (zh) | 一种基于可分离铜箔的单面柔性线路板及其贴膜制备方法 | |
JP2008182039A (ja) | 多層配線板およびその製造方法 | |
JP2004119730A (ja) | 回路装置の製造方法 | |
CN103579009A (zh) | 封装基板及其制作方法、芯片封装结构及芯片封装体制作方法 | |
CN103779233A (zh) | 承载板的制作方法 | |
CN101315899B (zh) | 标签式集成线路软板制作方法及其结构 | |
JP6387226B2 (ja) | 複合基板 | |
CN213340341U (zh) | 封装结构 | |
CN113488454B (zh) | 封装结构及封装方法 | |
CN217241074U (zh) | 一种铜合铝箔材料制作的led线路板模组 | |
JP5429890B2 (ja) | 配線用電子部品及びその製造方法、並びに該配線用電子部品を組み込んで用いる電子デバイスパッケージ及びその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20161220 Address after: No. 18, Tengfei Road, Qinhuangdao Economic & Technological Development Zone, Hebei, China Patentee after: Acer Qinhuangdao Ding Technology Co. Ltd. Patentee after: Zhen Ding Tech. Co.,Ltd. Address before: 066000 Qinhuangdao economic and Technological Development Zone, Hebei Tengfei Road, No. 18 Patentee before: Hongqisheng Precision Electronic (Qinhuangdao) Co., Ltd. Patentee before: Zhen Ding Tech. Co.,Ltd. |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20210702 Address after: 518105 area B, Room 403, block B, Rongchao Binhai building, No. 2021, haixiu Road, n26 District, Haiwang community, Xin'an street, Bao'an District, Shenzhen City, Guangdong Province Patentee after: Liding semiconductor technology (Shenzhen) Co.,Ltd. Patentee after: Zhen Ding Technology Co.,Ltd. Address before: No.18, Tengfei Road, Qinhuangdao Economic and Technological Development Zone, Hebei Province 066004 Patentee before: Qi Ding Technology Qinhuangdao Co.,Ltd. Patentee before: Zhen Ding Technology Co.,Ltd. |
|
TR01 | Transfer of patent right |