CN102201386A - 方形扁平无引线半导体封装及其制作方法 - Google Patents

方形扁平无引线半导体封装及其制作方法 Download PDF

Info

Publication number
CN102201386A
CN102201386A CN2011101081977A CN201110108197A CN102201386A CN 102201386 A CN102201386 A CN 102201386A CN 2011101081977 A CN2011101081977 A CN 2011101081977A CN 201110108197 A CN201110108197 A CN 201110108197A CN 102201386 A CN102201386 A CN 102201386A
Authority
CN
China
Prior art keywords
wire
terminal lead
expansion
bonding
quad flat
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2011101081977A
Other languages
English (en)
Other versions
CN102201386B (zh
Inventor
谢东宪
陈南诚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MediaTek Inc
Original Assignee
MediaTek Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by MediaTek Inc filed Critical MediaTek Inc
Publication of CN102201386A publication Critical patent/CN102201386A/zh
Application granted granted Critical
Publication of CN102201386B publication Critical patent/CN102201386B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
    • H01L21/4828—Etching
    • H01L21/4832—Etching a temporary substrate after encapsulation process to form leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49548—Cross section geometry
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • H01L23/49586—Insulating layers on lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/32257—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic the layer connector connecting to a bonding area disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48253—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a potential ring of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01028—Nickel [Ni]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015—Shape
    • H01L2924/1016—Shape being a cuboid
    • H01L2924/10162—Shape being a cuboid with a square active surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
    • H01L2924/15747—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/1815—Shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19107—Disposition of discrete passive components off-chip wires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Manufacturing & Machinery (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Wire Bonding (AREA)

Abstract

一种方形扁平无引线半导体封装及其制作方法，所述封装包含：晶粒附着垫；半导体晶粒，安装于晶粒附着垫之上；至少一内部端子引线，位于靠近晶粒附着垫的位置；第一焊线，用于将所述内部端子引线焊接至半导体晶粒；至少一扩展的外部端子引线，位于沿着方形扁平无引线半导体封装外围的位置；至少一中间端子，位于所述内部端子引线与所述扩展的外部端子引线之间；第二焊线，用于将所述中间端子焊接至半导体晶粒；第三焊线，用于将所述中间端子焊接至所述扩展的外部端子引线。上述封装及其制作方法，能够以较低成本封装表面贴装元件，使其产出率提高并使其占用印刷电路板的面积减少。

Description

方形扁平无引线半导体封装及其制作方法
技术领域
本发明有关于一种芯片封装，且特别有关于一种具有扩展的端子引线的高脚数(high-pin-count)方形扁平无引线(quad flat non-lead，以下简称QFN)半导体封装及其相关方法。
背景技术
随着电子产品的小型化，手持产品的市场不断扩张。主要受手机及数字助理市场的驱动，所述装置的制造商正面临着产品体积压缩以及更多类个人计算机功能的需求的挑战。而额外增加的功能仅能通过高性能的逻辑集成电路结合增加的内存容量来达成。这种挑战，意味着更小的印刷电路板，其为表面贴装元件制造商设计产品，以占用可能的最小面积带来了压力。
当前的手持产品市场中，许多广泛使用的元件开始从有引线形式向无引线形式过渡。手持产品制造商的主要驱动力是由于这些元件的较小附着面积而节省的印刷电路板空间。此外，同提高的电子性能一样，绝大多数元件在重量及高度上仍可减少。由于主要的芯片尺寸封装(chip scale package)已转向无引线设计，因此节省出的额外空间可用于配置附加的装置功能所需的元件。由于无引线设计可使用许多现有的导线架(leadframe)工艺，因此产品线的转换成本可降至最低。
类似于有引线元件，无引线设计使用焊线键合作为集成电路(以下简称IC)与导线架之间的主要连接方式。然而，由于独特的安放位置几何形状以及外观尺寸密度，传统的焊线键合工艺可能无法以高产出率进行生产。对于这些设计来说，需要额外的焊线键合性能以及改进的工艺以达成可接受的产品产出率。
专利号为6,238,955的美国专利揭露了一种低脚数芯片封装，其包含用于接收半导体芯片的晶粒垫以及电性耦接至半导体芯片的多个连接垫，其中晶粒垫及连接垫都具有凹式外形。封装主体形成于半导体芯片之上，晶粒垫及连接垫的一部分由封装主体底部延伸出封装主体。
专利号为6,261,864的美国专利揭露了一种芯片封装。半导体芯片、晶粒垫以及连接垫被封装于封装主体中，晶粒垫及连接垫的较低表面露于封装主体之外。晶粒垫及连接垫是由蚀刻形成，因此其具有凹式外形，且其厚度比由电镀形成的传统晶粒垫及连接垫厚得多。
专利号为6,306,685的美国专利揭露了一种凸点芯片载体(bump chip carrier)成形方法。干膜被用于具有合适厚度的铜底板的顶面与底面。电路图样形成于每一干膜之上，金属被镀于每一电路图样之上以形成连接垫及散热通道，而晶粒附着于铜底板之上。晶粒所附着的铜底板的表面被塑模以形成模层。
专利号为6,342,730的美国专利揭露了一种封装结构，其包含接受半导体芯片的晶粒垫以及电性耦接至晶粒垫的多个连接垫。半导体芯片、晶粒垫以及连接垫被封装于封装主体中，晶粒垫及连接垫的较低表面露于封装主体之外。所述晶粒垫及连接垫都具有大体为凹式的外形。
专利号为6,495,909的美国专利揭露了一种芯片封装。半导体芯片、晶粒垫以及连接垫被封装于封装主体中，晶粒垫及连接垫的较低表面露于封装主体之外。晶粒垫及连接垫都具有T形的外形，从而能够延迟水分扩散入封装的时间。
专利号为6,621,140的美国专利揭露了一种半导体封装，其具有整体形成于导线架的电感性部分。所述电感性部分可通过焊线键合直接连接于导线架的引线，或间接连接于半导体晶粒的引线或键合垫，以形成电感。
发明内容
为了减少表面贴装元件所占用印刷电路板的面积并提高产品的产出率，特提供以下技术方案：
本发明实施方式提供一种方形扁平无引线半导体封装，包含晶粒附着垫、半导体晶粒、至少一内部端子引线、第一焊线、至少一扩展的外部端子引线、至少一中间端子、第二焊线以及第三焊线。所述半导体晶粒安装于晶粒附着垫之上；所述内部端子引线位于靠近晶粒附着垫的位置；所述第一焊线用于将所述内部端子引线焊接至半导体晶粒；所述扩展的外部端子引线位于沿着方形扁平无引线半导体封装外围的位置；所述中间端子位于所述内部端子引线与所述扩展的外部端子引线之间；所述第二焊线用于将所述中间端子焊接至半导体晶粒；以及所述第三焊线用于将所述中间端子焊接至所述扩展的外部端子引线；其中，该中间端子所占用的键合面面积比该扩展的外部端子引线所占用的键合面面积小。
本发明实施方式另提供一种方形扁平无引线半导体封装，包含晶粒附着垫、半导体晶粒、至少一内部端子引线、第一焊线、至少一扩展的外部端子引线、至少一中间端子、第二焊线以及走线。所述半导体晶粒安装于晶粒附着垫之上；所述内部端子引线位于靠近晶粒附着垫的位置；所述第一焊线用于将所述内部端子引线焊接至半导体晶粒；所述扩展的外部端子引线位于沿着方形扁平无引线半导体封装外围的位置；所述中间端子位于所述内部端子引线与所述扩展的外部端子引线之间；所述第二焊线用于将所述中间端子焊接至半导体晶粒；以及所述走线用于将所述中间端子连接至所述扩展的外部端子引线；其中，该中间端子所占用的键合面面积比该扩展的外部端子引线所占用的键合面面积小。
本发明实施方式另提供一种方形扁平无引线半导体封装的制作方法，包含半蚀刻载体的第一面，以形成引线阵列的顶部以及晶粒附着垫的晶粒附着面，其中引线阵列包含至少一内部端子引线、至少一扩展的外部端子引线以及至少一中间端子，所述内部端子引线位于靠近晶粒附着垫的位置，所述扩展的外部端子引线位于沿着方形扁平无引线半导体封装外围的位置，所述中间端子位于所述内部端子引线与所述扩展的外部端子引线之间；将半导体晶粒安装于晶粒附着面；通过第一导体焊线将半导体晶粒电性连接至所述内部端子引线以及所述中间端子；通过第二导体焊线将所述中间端子电性连接至所述扩展的外部端子引线；利用模套封装半导体晶粒、第一导体焊线以及第二导体焊线；以及半蚀刻所述载体的与第一面相对的第二面，以形成引线阵列的底部以及该晶粒附着垫；其中，该中间端子所占用的键合面面积比该扩展的外部端子引线所占用的键合面面积小。
一种方形扁平无引线半导体封装的制作方法，包含半蚀刻载体的第一面，以形成引线阵列的顶部以及晶粒附着垫的晶粒附着面，其中该引线阵列包含至少一内部端子引线、至少一扩展的外部端子引线以及至少一中间端子，该内部端子引线位于靠近该晶粒附着垫的位置，该扩展的外部端子引线位于沿着该方形扁平无引线半导体封装外围的位置，该中间端子位于该内部端子引线与该扩展的外部端子引线之间；将半导体晶粒安装于该晶粒附着面；通过第一导体焊线将该半导体晶粒电性连接至该内部端子引线；通过第二导体焊线将该半导体晶粒电性连接至该中间端子；通过走线将该中间端子电性连接至该扩展的外部端子引线；利用模套封装该半导体晶粒、该第一导体焊线、该第二导体焊线；以及半蚀刻该载体的与该第一面相对的第二面，以形成该引线阵列的底部以及该晶粒附着垫；其中，该中间端子所占用的键合面面积比该扩展的外部端子引线所占用的键合面面积小。
以上所述的方形扁平无引线半导体封装及其制作方法，能够以较低的成本封装表面贴装元件，使其产出率提高并使其占用印刷电路板的面积减少。
附图说明
图1是依本发明实施例的具有中间端子的QFN半导体封装的剖面示意图。
图2是依本发明实施例的具有中间端子的QFN半导体封装的布线的上视图。
图3是依本发明另一实施例的外部端子引线与中间端子连接的放大上视图。
图4-11是依本发明实施例的用于例示图1所示的QFN半导体封装的制作方法的剖面示意图。
图12是依本发明另一实施例的具有内部端子的QFN半导体封装的剖面示意图。
具体实施方式
在说明书及权利要求书当中使用了某些词汇来指称特定的元件。所属技术领域的技术人员应可理解，硬件制造商可能会用不同的名词来称呼同一个元件。本说明书及权利要求书并不以名称的差异作为区分元件的方式，而是以元件在功能上的差异作为区分的准则。在通篇说明书及权利要求项中所提及的“包括”为一开放式的用语，故应解释成“包括但不限定于”。此外，“耦接”一词在此包括任何直接及间接的电气连接手段。因此，若文中描述第一装置耦接于第二装置，则代表第一装置可直接电气连接于第二装置，或通过其它装置或连接手段间接地电气连接至第二装置。
请一并参考图1及图2。图1是依本发明实施例的具有中间端子的QFN半导体封装的剖面示意图。图2是依本发明所述实施例的具有中间端子的QFN半导体封装的布线的上视图。如图1及图2所示，QFN半导体封装1包含具有凹区10a的晶粒附着垫(die attach pad)10。半导体晶粒20附着于晶粒附着垫10的凹区10a中。晶粒附着垫10具有底面10b，其露于模套(mold cap)30之外。晶粒附着垫10可包含电源或接地环11。至少一列内部端子引线12位于靠近晶粒附着垫10的位置。至少一列扩展的外部端子引线14位于沿着QFN半导体封装1外围的位置。至少一列中间端子13位于内部端子引线12与扩展的外部端子引线14之间。依本发明的另一个实施例，晶粒附着垫10可省略。
半导体晶粒20具有顶面20a，其上有多个键合垫21(包含21a、21b及21c)。半导体晶粒20上的键合垫21a通过金焊线22焊接至电源或接地球环11。半导体晶粒20上的键合垫21b通过金焊线24焊接至内部端子引线12。半导体晶粒20上的键合垫21c通过金焊线26焊接至中间端子13。
依本实施例，外部端子引线14与半导体晶粒的距离超过最大焊线长度，所述最大焊线长度是由焊接工具或焊线机为半导体晶粒的特定的最小焊盘开窗尺寸而提供。如本领域熟悉该项技术的技术人员所知，焊线机所提供的最大焊线长度取决于晶粒上键合垫的最小焊盘开窗尺寸。
举例来说，对于具有最小焊盘开窗尺寸为43微米(micrometer)的键合垫21来说，典型的焊线机仅可提供140密耳(mil)的最大焊线长度，即3556微米。依本发明的实施例，金焊线26具有焊线键合工具或焊线机可为特定的最小焊盘开窗尺寸而提供的最大焊线长度。为电性连接键合垫21c与外部端子引线14，中间端子13通过金焊线28焊线键合至外部端子引线14。
应可理解，上述单一列的中间端子13的排列或布线仅仅是用于例示目的，其不能视为对本发明的范围的限制。在另一个实施例中，中间端子13可被排列成两列或更多列，或可被排列成相互交错的两列。依本实施例，每一中间端子13所占用的键合面面积比每一外部端子引线14所占用的键合面面积小，而外部端子引线14具有与内部端子引线12大体相同的键合面面积。
图2较佳地展现了较小的中间端子13。举例来说，每一内部端子引线12与外部端子引线14的尺寸可为270微米×270微米，而每一中间端子13的尺寸可为150微米×150微米。应可理解，每一中间端子13的键合面面积都必须符合金焊线26与28的焊球(squash ball)的需求，上述焊球未在图中明确画出。
图3是依本发明另一实施例的外部端子引线与中间端子连接的放大上视图。如图3所示，第一列外部端子引线14’通过走线15电性连接至中间端子13’，较远的第二列外部端子引线14”则通过金焊线28电性连接至中间端子13”。
图4-11是依本发明实施例的用于例示图1所示的具有中间端子的QFN半导体封装的制作方法的剖面示意图，其中相同的标号代表相同的区域、层或元件。如图4所示，提供铜载体40。图样化光阻膜42a及42b分别形成于铜载体40的两个相对面第一面40a及第二面40b之上，以在铜载体40上定义引线阵列图样52及晶粒附着垫图样54。
如图5所示，执行电镀工艺，以利用可键合金属层62(例如镍、金或其组合)填充铜载体40的两个相对面上的引线阵列图样52及晶粒附着垫图样54。如图6所示，将图样化光阻膜42a及42b剥离以露出铜载体40的表面的一部分。
如图7所示，接着执行铜蚀刻工艺，以从第一面40a开始半蚀刻铜载体40的露出的部分。在第一面40a上形成凹区10a。在铜蚀刻工艺中，可键合金属层62可作为硬掩膜。依本实施例，图4至7所描述的步骤都可以在导线架制作厂完成。
如图8所示，半导体晶粒20附着于凹区10a中，举例来说，可利用表面贴装技术(Surface Mount technology，SMT)或其它适合的方法达成。半导体晶粒20具有顶面20a，顶面20a具有多个键合垫(未明确画出)。
如图9所示，执行焊线键合工艺，以分别通过金焊线22、24、26及28电性连接半导体晶粒20的顶面20a上的键合垫21与对应的端子引线。如前所述，焊线机在焊线键合工艺中提供的最大焊线长度取决于半导体晶粒20上键合垫的最小焊盘开窗尺寸。举例来说，对于具有最小焊盘开窗尺寸为43微米的键合垫来说，典型的焊线机仅可提供140密耳(3556微米)的最大焊线长度。依本实施例，金焊线26具有焊线键合工具或焊线机可为特定的最小焊盘开窗尺寸而提供的最大焊线长度。
如图10所示，执行塑模(molding)工艺。金焊线22、24、26及28、半导体晶粒20以及铜载体40的第一面40a被封装在膜套30中，膜套30可例如环氧树脂(epoxy resin)。
如图11所示，在塑模工艺之后，执行铜蚀刻工艺以从第二面40b开始半蚀刻铜载体40上未被可键合金属层62覆盖的部分，从而形成晶粒附着垫10、电源或接地环11、内部端子引线12、中间端子13以及外部端子引线14。依本实施例，电源或接地环11可与晶粒附着垫10一起形成，且为环状。电源或接地环11可为连续的或非连续的。晶粒附着垫10、内部端子引线12以及外部端子引线14分别具有大体共面的暴露的底面10b、12b以及14b。暴露的底面10b、12b以及14b最终分别键合至印刷电路板。中间端子13具有凹式底面13b，且凹式底面13b并不与暴露的底面10b、12b以及14b中任何一个共面。依本实施例，图8至11所描述的步骤都可以在组装厂或封装厂完成。
图12是依本发明另一实施例的具有内部端子的QFN半导体封装的剖面示意图。如图12所示，图中QFN半导体封装1a与图1中QFN半导体封装1的区别在于，图12的中间端子13的凹式底面13b被保护层70所覆盖，例如胶粘剂(glue)或其它适合的绝缘材料，以防止与印刷电路板之间发生短路。
以上所述仅为本发明的较佳实施例，凡依本发明权利要求所做的均等变化与修饰，皆应属本发明的涵盖范围。

Claims (18)

1.一种方形扁平无引线半导体封装，包含：
晶粒附着垫；
半导体晶粒，安装于该晶粒附着垫之上；
至少一内部端子引线，位于靠近该晶粒附着垫的位置；
第一焊线，用于将该内部端子引线焊接至该半导体晶粒；
至少一扩展的外部端子引线，位于沿着该方形扁平无引线半导体封装外围的位置；
至少一中间端子，位于该内部端子引线与该扩展的外部端子引线之间；
第二焊线，用于将该中间端子焊接至该半导体晶粒；以及
第三焊线，用于将该中间端子焊接至该扩展的外部端子引线；
其中，该中间端子所占用的键合面面积比该扩展的外部端子引线所占用的键合面面积小。
2.如权利要求1所述的方形扁平无引线半导体封装，更包含模套，用于封装该半导体晶粒、该第一焊线、该第二焊线以及该第三焊线。
3.如权利要求1所述的方形扁平无引线半导体封装，其特征在于：该扩展的外部端子引线具有与该内部端子引线相同的键合面面积。
4.如权利要求1所述的方形扁平无引线半导体封装，其特征在于：该中间端子具有凹式底面，该凹式底面不与该内部端子引线的底部键合面及该扩展的外部端子引线的底部键合面共面。
5.如权利要求4所述的方形扁平无引线半导体封装，其特征在于：该凹式底面被保护层覆盖。
6.一种方形扁平无引线半导体封装，包含：
晶粒附着垫；
半导体晶粒，安装于该晶粒附着垫之上；
至少一内部端子引线，位于靠近该晶粒附着垫的位置；
第一焊线，用于将该内部端子引线焊接至该半导体晶粒；
至少一扩展的外部端子引线，位于沿着该方形扁平无引线半导体封装外围的位置；
至少一中间端子，位于该内部端子引线与该扩展的外部端子引线之间；
第二焊线，用于将该中间端子分别焊接至该半导体晶粒；以及
走线，用于将该中间端子连接至该扩展的外部端子引线；
其中，该中间端子所占用的键合面面积比该扩展的外部端子引线所占用的键合面面积小。
7.如权利要求6所述的方形扁平无引线半导体封装，更包含模套，用于封装该半导体晶粒、该第一焊线以及该第二焊线。
8.如权利要求6所述的方形扁平无引线半导体封装，其特征在于：该扩展的外部端子引线具有与该内部端子引线相同的键合面面积。
9.如权利要求6所述的方形扁平无引线半导体封装，其特征在于：该中间端子具有凹式底面，该凹式底面不与该内部端子引线的底部键合面及该扩展的外部端子引线的底部键合面共面。
10.如权利要求9所述的方形扁平无引线半导体封装，其特征在于：该凹式底面被保护层覆盖。
11.一种方形扁平无引线半导体封装的制作方法，包含：
半蚀刻载体的第一面，以形成引线阵列的顶部以及晶粒附着垫的晶粒附着面，其中该引线阵列包含至少一内部端子引线、至少一扩展的外部端子引线以及至少一中间端子，该内部端子引线位于靠近该晶粒附着垫的位置，该扩展的外部端子引线位于沿着该方形扁平无引线半导体封装外围的位置，该中间端子位于该内部端子引线与该扩展的外部端子引线之间；
将半导体晶粒安装于该晶粒附着面；
通过第一导体焊线将该半导体晶粒电性连接至该内部端子引线；
通过第二导体焊线将该半导体晶粒电性连接至该中间端子；
通过第三导体焊线将该中间端子电性连接至该扩展的外部端子引线；
利用模套封装该半导体晶粒、该第一导体焊线、该第二导体焊线以及该第三导体焊线；以及
半蚀刻该载体的与该第一面相对的第二面，以形成该引线阵列的底部以及该晶粒附着垫；
其中，该中间端子所占用的键合面面积比该扩展的外部端子引线所占用的键合面面积小。
12.如权利要求11所述的方形扁平无引线半导体封装，其特征在于：该扩展的外部端子引线具有与该内部端子引线相同的键合面面积。
13.如权利要求11所述的方形扁平无引线半导体封装的制作方法，其特征在于：该中间端子具有凹式底面，该凹式底面不与该内部端子引线的底部键合面及该扩展的外部端子引线的底部键合面共面。
14.如权利要求13所述的方形扁平无引线半导体封装的制作方法，其特征在于：该凹式底面被保护层覆盖。
15.一种方形扁平无引线半导体封装的制作方法，包含：
半蚀刻载体的第一面，以形成引线阵列的顶部以及晶粒附着垫的晶粒附着面，其中该引线阵列包含至少一内部端子引线、至少一扩展的外部端子引线以及至少一中间端子，该内部端子引线位于靠近该晶粒附着垫的位置，该扩展的外部端子引线位于沿着该方形扁平无引线半导体封装外围的位置，该中间端子位于该内部端子引线与该扩展的外部端子引线之间；
将半导体晶粒安装于该晶粒附着面；
通过第一导体焊线将该半导体晶粒电性连接至该内部端子引线；
通过第二导体焊线将该半导体晶粒电性连接至该中间端子；
通过走线将该中间端子电性连接至该扩展的外部端子引线；
利用模套封装该半导体晶粒、该第一导体焊线、该第二导体焊线；以及
半蚀刻该载体的与该第一面相对的第二面，以形成该引线阵列的底部以及该晶粒附着垫；
其中，该中间端子所占用的键合面面积比该扩展的外部端子引线所占用的键合面面积小。
16.如权利要求15所述的方形扁平无引线半导体封装，其特征在于：该扩展的外部端子引线具有与该内部端子引线相同的键合面面积。
17.如权利要求15所述的方形扁平无引线半导体封装的制作方法，其特征在于：该中间端子具有凹式底面，该凹式底面不与该内部端子引线的底部键合面及该扩展的外部端子引线的底部键合面共面。
18.如权利要求17所述的方形扁平无引线半导体封装的制作方法，其特征在于：该凹式底面被保护层覆盖。
CN201110108197.7A 2008-05-19 2009-05-13 方形扁平无引线半导体封装及其制作方法 Active CN102201386B (zh)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US5417208P 2008-05-19 2008-05-19
US61/054,172 2008-05-19
US12/390,492 US7786557B2 (en) 2008-05-19 2009-02-22 QFN Semiconductor package
US12/390,492 2009-02-22

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CN2009101407334A Division CN101587868B (zh) 2008-05-19 2009-05-13 方形扁平无引线半导体封装及其制作方法

Publications (2)

Publication Number Publication Date
CN102201386A true CN102201386A (zh) 2011-09-28
CN102201386B CN102201386B (zh) 2014-04-16

Family

ID=41315378

Family Applications (5)

Application Number Title Priority Date Filing Date
CN2011101082170A Active CN102201387B (zh) 2008-05-19 2009-05-13 方形扁平无引线半导体封装及其制作方法
CN2009101407334A Active CN101587868B (zh) 2008-05-19 2009-05-13 方形扁平无引线半导体封装及其制作方法
CN201110108197.7A Active CN102201386B (zh) 2008-05-19 2009-05-13 方形扁平无引线半导体封装及其制作方法
CN2011101081892A Active CN102201385B (zh) 2008-05-19 2009-05-13 方形扁平无引线半导体封装及其制作方法
CN201110108219XA Active CN102201388B (zh) 2008-05-19 2009-05-13 方形扁平无引线半导体封装及其制作方法

Family Applications Before (2)

Application Number Title Priority Date Filing Date
CN2011101082170A Active CN102201387B (zh) 2008-05-19 2009-05-13 方形扁平无引线半导体封装及其制作方法
CN2009101407334A Active CN101587868B (zh) 2008-05-19 2009-05-13 方形扁平无引线半导体封装及其制作方法

Family Applications After (2)

Application Number Title Priority Date Filing Date
CN2011101081892A Active CN102201385B (zh) 2008-05-19 2009-05-13 方形扁平无引线半导体封装及其制作方法
CN201110108219XA Active CN102201388B (zh) 2008-05-19 2009-05-13 方形扁平无引线半导体封装及其制作方法

Country Status (3)

Country Link
US (4) US7786557B2 (zh)
CN (5) CN102201387B (zh)
TW (1) TWI385763B (zh)

Families Citing this family (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8115285B2 (en) 2008-03-14 2012-02-14 Advanced Semiconductor Engineering, Inc. Advanced quad flat no lead chip package having a protective layer to enhance surface mounting and manufacturing methods thereof
US20100015340A1 (en) * 2008-07-17 2010-01-21 Zenergy Power Inc. COMPOSITIONS AND METHODS FOR THE MANUFACTURE OF RARE EARTH METAL-Ba2Cu3O7-delta THIN FILMS
US20100044850A1 (en) * 2008-08-21 2010-02-25 Advanced Semiconductor Engineering, Inc. Advanced quad flat non-leaded package structure and manufacturing method thereof
US8089145B1 (en) * 2008-11-17 2012-01-03 Amkor Technology, Inc. Semiconductor device including increased capacity leadframe
US9899349B2 (en) 2009-01-29 2018-02-20 Semiconductor Components Industries, Llc Semiconductor packages and related methods
US10163766B2 (en) 2016-11-21 2018-12-25 Semiconductor Components Industries, Llc Methods of forming leadless semiconductor packages with plated leadframes and wettable flanks
US10199311B2 (en) 2009-01-29 2019-02-05 Semiconductor Components Industries, Llc Leadless semiconductor packages, leadframes therefor, and methods of making
MY163911A (en) * 2009-03-06 2017-11-15 Shenzhen Standarad Patent & Trademark Agent Ltd Leadless integrated circuit package having high density contacts
CN102395981B (zh) 2009-04-03 2014-12-03 凯信公司 Ic封装的引线框架和制造方法
US8575742B1 (en) * 2009-04-06 2013-11-05 Amkor Technology, Inc. Semiconductor device with increased I/O leadframe including power bars
US8124447B2 (en) 2009-04-10 2012-02-28 Advanced Semiconductor Engineering, Inc. Manufacturing method of advanced quad flat non-leaded package
US7993981B2 (en) * 2009-06-11 2011-08-09 Lsi Corporation Electronic device package and method of manufacture
US20100314728A1 (en) * 2009-06-16 2010-12-16 Tung Lok Li Ic package having an inductor etched into a leadframe thereof
KR101668141B1 (ko) 2009-09-02 2016-10-20 카이씬, 인코포레이티드 Ｉｃ 패키지 및 이의 제조방법
MY171813A (en) * 2009-11-13 2019-10-31 Semiconductor Components Ind Llc Electronic device including a packaging substrate having a trench
TWI479580B (zh) * 2010-03-12 2015-04-01 矽品精密工業股份有限公司 四方平面無導腳半導體封裝件及其製法
US8138595B2 (en) * 2010-03-26 2012-03-20 Stats Chippac Ltd. Integrated circuit packaging system with an intermediate pad and method of manufacture thereof
US8203201B2 (en) * 2010-03-26 2012-06-19 Stats Chippac Ltd. Integrated circuit packaging system with leads and method of manufacture thereof
CN101853832B (zh) * 2010-04-28 2011-12-07 江苏长电科技股份有限公司 基岛露出型及埋入型基岛引线框结构及其先刻后镀方法
CN102270619B (zh) * 2010-06-04 2014-03-19 马维尔国际贸易有限公司 用于电子封装组件的焊盘配置
US8669654B2 (en) * 2010-08-03 2014-03-11 Stats Chippac Ltd. Integrated circuit packaging system with die paddle and method of manufacture thereof
TWI401755B (zh) * 2010-08-10 2013-07-11 Adl Engineering Inc 四邊扁平無接腳封裝方法
US8552517B1 (en) * 2010-09-14 2013-10-08 Amkor Technology, Inc. Conductive paste and mold for electrical connection of photovoltaic die to substrate
US8912046B2 (en) * 2010-10-28 2014-12-16 Stats Chippac Ltd. Integrated circuit packaging system with lead frame and method of manufacture thereof
TWI464852B (zh) * 2010-11-03 2014-12-11 Mediatek Inc 四方扁平無引腳封裝及適用於四方扁平無引腳封裝之線路板
US10522518B2 (en) * 2010-12-23 2019-12-31 Bench Walk Lighting, LLC Light source with tunable CRI
CN102184908A (zh) * 2011-04-26 2011-09-14 日月光半导体制造股份有限公司 进阶式四方扁平无引脚封装结构及其制作方法
US8482109B2 (en) * 2011-09-22 2013-07-09 Stats Chippac Ltd. Integrated circuit packaging system with dual connection and method of manufacture thereof
CN103107098B (zh) * 2011-11-14 2016-05-04 美新半导体（无锡）有限公司 方形扁平无引脚的封装方法及其封装结构
US8629567B2 (en) 2011-12-15 2014-01-14 Stats Chippac Ltd. Integrated circuit packaging system with contacts and method of manufacture thereof
US8623711B2 (en) * 2011-12-15 2014-01-07 Stats Chippac Ltd. Integrated circuit packaging system with package-on-package and method of manufacture thereof
US9219029B2 (en) 2011-12-15 2015-12-22 Stats Chippac Ltd. Integrated circuit packaging system with terminals and method of manufacture thereof
CN102738019A (zh) * 2012-06-13 2012-10-17 华天科技（西安）有限公司 一种基于框架载体开孔和模具贴膜的aaqfn产品的二次塑封制作工艺
CN102738010A (zh) * 2012-06-15 2012-10-17 华天科技（西安）有限公司 一种基于喷砂的aaqfn框架产品扁平封装件制作工艺
US8710636B1 (en) 2013-02-04 2014-04-29 Freescale Semiconductor, Inc. Lead frame array package with flip chip die attach
US20150084171A1 (en) * 2013-09-23 2015-03-26 Stmicroelectronics Pte. Ltd. No-lead semiconductor package and method of manufacturing the same
TWI614861B (zh) * 2015-01-30 2018-02-11 矽品精密工業股份有限公司 電子封裝結構及其製法
US9570381B2 (en) 2015-04-02 2017-02-14 Advanced Semiconductor Engineering, Inc. Semiconductor packages and related manufacturing methods
US9515032B1 (en) 2015-08-13 2016-12-06 Win Semiconductors Corp. High-frequency package
US9966652B2 (en) * 2015-11-03 2018-05-08 Amkor Technology, Inc. Packaged electronic device having integrated antenna and locking structure
TW201916182A (zh) * 2017-09-14 2019-04-16 矽品精密工業股份有限公司 電子封裝件
US20200161206A1 (en) * 2018-11-20 2020-05-21 Advanced Semiconductor Engineering, Inc. Semiconductor package structure and semiconductor manufacturing process
DE102020131070B4 (de) 2020-11-24 2023-03-09 Infineon Technologies Ag Package mit einer erhöhten Leitung und einer Struktur, die sich vertikal vom Boden des Verkapselungsmittels erstreckt, elektronisches Gerät sowie Verfahren zur Herstellung eines Packages
US11532539B2 (en) 2020-12-29 2022-12-20 Semiconductor Components Industries, Llc Semiconductor package with wettable flank

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03167872A (ja) * 1989-11-28 1991-07-19 Seiko Epson Corp 半導体装置用リードフレーム
US5753970A (en) * 1993-06-18 1998-05-19 Lsi Logic Corporation System having semiconductor die mounted in die-receiving area having different shape than die
WO1998051732A1 (fr) 1997-05-15 1998-11-19 Chisso Corporation Moulage en polypropylene non etire
US6333252B1 (en) 2000-01-05 2001-12-25 Advanced Semiconductor Engineering, Inc. Low-pin-count chip package and manufacturing method thereof
US6342730B1 (en) 2000-01-28 2002-01-29 Advanced Semiconductor Engineering, Inc. Low-pin-count chip package and manufacturing method thereof
US6261864B1 (en) 2000-01-28 2001-07-17 Advanced Semiconductor Engineering, Inc. Low-pin-count chip package and manufacturing method thereof
US6306685B1 (en) 2000-02-01 2001-10-23 Advanced Semiconductor Engineering, Inc. Method of molding a bump chip carrier and structure made thereby
US6238952B1 (en) 2000-02-29 2001-05-29 Advanced Semiconductor Engineering, Inc. Low-pin-count chip package and manufacturing method thereof
JP4549491B2 (ja) 2000-03-13 2010-09-22 大日本印刷株式会社 樹脂封止型半導体装置
US6507115B2 (en) * 2000-12-14 2003-01-14 International Business Machines Corporation Multi-chip integrated circuit module
US6906414B2 (en) * 2000-12-22 2005-06-14 Broadcom Corporation Ball grid array package with patterned stiffener layer
US7132744B2 (en) * 2000-12-22 2006-11-07 Broadcom Corporation Enhanced die-up ball grid array packages and method for making the same
DE10231385B4 (de) * 2001-07-10 2007-02-22 Samsung Electronics Co., Ltd., Suwon Halbleiterchip mit Bondkontaktstellen und zugehörige Mehrchippackung
US6621140B1 (en) 2002-02-25 2003-09-16 Rf Micro Devices, Inc. Leadframe inductors
US20040178483A1 (en) * 2003-03-12 2004-09-16 Cheng-Ho Hsu Method of packaging a quad flat no-lead semiconductor and a quad flat no-lead semiconductor
US7060535B1 (en) * 2003-10-29 2006-06-13 Ns Electronics Bangkok (1993) Ltd. Flat no-lead semiconductor die package including stud terminals
DE102004022838A1 (de) 2004-05-08 2005-12-01 Forschungszentrum Karlsruhe Gmbh Ultraschallwandler sowie Verfahren zur Herstellung desselben
TWI301316B (en) * 2006-07-05 2008-09-21 Chipmos Technologies Inc Chip package and manufacturing method threrof
TWI302373B (en) * 2006-07-18 2008-10-21 Chipmos Technologies Shanghai Ltd Chip package structure

Also Published As

Publication number Publication date
US20100283137A1 (en) 2010-11-11
US20090283882A1 (en) 2009-11-19
TWI385763B (zh) 2013-02-11
CN102201387A (zh) 2011-09-28
CN102201386B (zh) 2014-04-16
CN102201387B (zh) 2013-11-13
US8044496B2 (en) 2011-10-25
CN102201388A (zh) 2011-09-28
US8039933B2 (en) 2011-10-18
US7786557B2 (en) 2010-08-31
US20100283136A1 (en) 2010-11-11
CN102201385A (zh) 2011-09-28
TW200950013A (en) 2009-12-01
CN101587868B (zh) 2011-07-27
CN102201385B (zh) 2013-06-12
CN101587868A (zh) 2009-11-25
CN102201388B (zh) 2013-01-02
US8039319B2 (en) 2011-10-18
US20100285638A1 (en) 2010-11-11

Similar Documents

Publication Publication Date Title
CN101587868B (zh) 方形扁平无引线半导体封装及其制作方法
US8030741B2 (en) Electronic device
CN102341899B (zh) 具有多种ic封装构造的无引线阵列塑料封装
US6864566B2 (en) Duel die package
US7834469B2 (en) Stacked type chip package structure including a chip package and a chip that are stacked on a lead frame
US20090243054A1 (en) I/o connection scheme for qfn leadframe and package structures
US20110042794A1 (en) Qfn semiconductor package and circuit board structure adapted for the same
CN101803015A (zh) 具有弯曲外引线的半导体芯片封装
US20090020859A1 (en) Quad flat package with exposed common electrode bars
US20090001534A1 (en) Two-sided die in a four-sided leadframe based package
US8058099B2 (en) Method of fabricating a two-sided die in a four-sided leadframe based package
KR20050000972A (ko) 칩 스택 패키지
KR100437821B1 (ko) 반도체 패키지 및 그 제조방법
KR19980082949A (ko) 적층 칩 패키지
US20120241954A1 (en) Unpackaged and packaged IC stacked in a system-in-package module
KR20000009009A (ko) 리드 프레임 및 이 리드 프레임이 채용된 반도체패키지
KR950013049B1 (ko) 다중-칩 리드온칩(loc) 구조를 갖는 반도체 패키지
CN117855180A (zh) 封装结构及其形成方法
KR20120043867A (ko) 반도체 패키지 및 이의 제조 방법
KR20010009337A (ko) 볼 그리드 어레이 패키지 및 그 제조 방법
KR20040048451A (ko) 반도체 패키지 제조 방법
KR20010054002A (ko) 적층형 반도체 패키지 및 그 제조방법
KR20020045192A (ko) 칩적층형 반도체 패키지
KR19980025869A (ko) 리드 프레임을 이용한 볼 그리드 어레이 패키지
JP2002280493A (ja) 半導体装置および装置の製造方法並びに実装構造体

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant