US20200161206A1 - Semiconductor package structure and semiconductor manufacturing process - Google Patents
Semiconductor package structure and semiconductor manufacturing process Download PDFInfo
- Publication number
- US20200161206A1 US20200161206A1 US16/197,351 US201816197351A US2020161206A1 US 20200161206 A1 US20200161206 A1 US 20200161206A1 US 201816197351 A US201816197351 A US 201816197351A US 2020161206 A1 US2020161206 A1 US 2020161206A1
- Authority
- US
- United States
- Prior art keywords
- thermal
- semiconductor
- vias
- semiconductor die
- semiconductor package
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4828—Etching
- H01L21/4832—Etching a temporary substrate after encapsulation process to form leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5383—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5386—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6661—High-frequency adaptations for passive devices
- H01L2223/6677—High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/24246—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24265—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being a discrete passive component
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
- H01L2924/15321—Connection portion the connection portion being formed on the die mounting surface of the substrate being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19042—Component type being an inductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19102—Disposition of discrete passive components in a stacked assembly with the semiconductor or solid state device
Definitions
- the present disclosure relates to a semiconductor package structure and a semiconductor manufacturing process, and more particularly to a semiconductor package structure including thermal structure and a semiconductor manufacturing process.
- the trend for an electronic product is to highly integrate the elements so as to form a minimum size and obtain a best electrical performance.
- the multiple heat sources problem may occur due to multiple elements. If the heat from the elements is transmitted to a main element, a junction temperature of the main element may be too high to meet a maximum specified temperature.
- a semiconductor package structure includes a semiconductor die, at least one wiring structure, a metal support, a passive element, a plurality of signal vias, and a plurality of thermal structures.
- the semiconductor die has an active surface.
- the at least one wiring structure is electrically connected to the active surface of the semiconductor die.
- the metal support is used for supporting the semiconductor die.
- the passive element is electrically connected to the semiconductor die.
- the signal vias are electrically connecting the passive element and the semiconductor die.
- the thermal structures are connected to the passive element, and the thermal structures are disposed on a periphery of the at least one wiring structure.
- a semiconductor package structure includes a semiconductor die, at least one wiring structure, a passive element, a plurality of signal vias, and a plurality of thermal vias.
- the semiconductor die has an active surface.
- the at least one wiring structure is electrically connected to the active surface of the semiconductor die.
- the passive element is electrically connected to the semiconductor die.
- the signal vias are electrically connecting the passive element and the semiconductor die.
- the thermal vias are connected to the passive element, and the thermal vias are disposed on a periphery of the at least one wiring structure.
- a semiconductor manufacturing process includes: (a) providing a semiconductor package, wherein the semiconductor package includes a semiconductor die, at least one wiring structure, a plurality of signal vias and a plurality of thermal structures, the semiconductor die includes an active surface, the at least one wiring structure is electrically connected to the active surface of the semiconductor die, the signal vias are electrically connected to the semiconductor die, the thermal structures are disposed on a periphery of the at least one wiring structure; and (b) mounting a passive element on the semiconductor package, wherein the passive element is electrically connected to the signal vias and is connected to the thermal structures.
- FIG. 1 illustrates a cross-sectional view of an example of a semiconductor package structure according to some embodiments of the present disclosure.
- FIG. 2 illustrates a cross-sectional view of an example of a semiconductor package structure according to some embodiments of the present disclosure.
- FIG. 3 illustrates a cross-sectional view of an example of a semiconductor package structure according to some embodiments of the present disclosure.
- FIG. 4 illustrates a cross-sectional view of an example of a semiconductor package structure according to some embodiments of the present disclosure.
- FIG. 5 illustrates a cross-sectional view of an example of a semiconductor package structure according to some embodiments of the present disclosure.
- FIG. 6 illustrates a cross-sectional view of an example of a semiconductor package structure according to some embodiments of the present disclosure.
- FIG. 7 illustrates a cross-sectional view of an example of a semiconductor package structure according to some embodiments of the present disclosure.
- FIG. 8 illustrates a cross-sectional view of an example of a semiconductor package structure according to some embodiments of the present disclosure.
- FIG. 9 illustrates a cross-sectional view of an example of a semiconductor package structure according to some embodiments of the present disclosure.
- FIG. 10 illustrates one or more stages of an example of a semiconductor manufacturing process according to some embodiments of the present disclosure.
- FIG. 11 illustrates one or more stages of an example of a semiconductor manufacturing process according to some embodiments of the present disclosure.
- FIG. 12 illustrates a top view of an example of a semiconductor package structure according to some embodiments of the present disclosure.
- first and second features are formed or disposed in direct contact
- additional features may be formed or disposed between the first and second features, such that the first and second features may not be in direct contact
- present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- the junction temperature of the semiconductor die in the semiconductor package product cannot exceed about 150° C.
- a passive element is electrically connected to a semiconductor die.
- an inductor is disposed on a semiconductor die.
- the junction temperature of the semiconductor die is about 136° C.
- the junction temperature of the semiconductor die is higher than 154° C. Since the heat from the inductor is transmitted to the semiconductor die by the signal paths, the junction temperature of the semiconductor die may be above about 150° C.
- the semiconductor package structure product cannot meet the above design specification.
- some comparative embodiments of this disclosure are directed to semiconductor package structures and methods of manufacturing semiconductor package structures that include an additional heat dissipating device such as a copper plate or a heat sink with a plurality of heat dissipating fins.
- additional heat dissipating device will increase the total thickness or volume of the semiconductor package structure.
- some comparative embodiments of this disclosure are directed to semiconductor package structures and methods of manufacturing semiconductor package structures that include a thickened prepreg or a thickened die pad.
- the junction temperature of the semiconductor package structure with such thickened prepreg or thickened die pad may be about 154° C., which still can't meet the above specification.
- an embodiment of the present disclosure provides a plurality of thermal structures connected to the passive element to form a plurality of thermal paths. And, the amount of the thermal structures is larger than the amount of the signal paths connecting the passive elements and the semiconductor die. The greater amount of heat from the passive element is transmitted to the thermal structures rather than to the semiconductor die. Therefore, the junction temperature of the semiconductor die may be less than about 150° C.
- the semiconductor package structure of the present disclosure can meet the above specification.
- FIG. 1 illustrates a cross-sectional view of an example of a semiconductor package structure 1 according to some embodiments of the present disclosure.
- the semiconductor package structure 1 includes a semiconductor die 11 , at least one wiring structure 12 , a passive element 13 , a plurality of signal vias 14 , and a plurality of thermal structures 15 .
- the semiconductor die 11 has an active surface 111 and a back surface 112 opposite to the active surface 111 .
- the semiconductor package structure 1 may further include a metal support 18 .
- the semiconductor die 11 is disposed on the metal support 18 .
- the metal support 18 is used for supporting the semiconductor die 11 .
- the metal support 18 may be a leadframe.
- the at least one wiring structure 12 is electrically connected to the active surface 111 of the semiconductor die 11 .
- the active surface 111 faces the wiring structure 12 .
- the passive element 13 is electrically connected to the semiconductor die 11 .
- the signal vias 14 are electrically connecting the passive element 13 and the semiconductor die 11 .
- the thermal structures 15 are connected to the passive element 13 , and the thermal structures 15 are disposed on a periphery of the at least one wiring structure 12 .
- the at least one wiring structure 12 includes a first circuit layer 121 and a second circuit layer 122 .
- the first circuit layer 121 is electrically connected to the passive element 13
- the second circuit layer 122 is electrically connected to the signal vias 14 .
- the wiring structure 12 may include a first dielectric layer 123 and a second dielectric layer 124 .
- the first circuit layer 121 may include a seed layer and a conductive layer.
- a material of the seed layer may be, for example, titanium or copper.
- the seed layer may include a titanium layer and a copper layer.
- a material of the conductive layer may be, for example, a conductive metal, such as copper, or another metal or combination of metals.
- the seed layer may be omitted.
- the first circuit layer 121 may include the signal vias 14 disposed in the through hole of the first dielectric layer 123 , and at least one conductive pad. That is, the signal vias 14 may be a portion of the first circuit layer 121 and a portion of the wiring structure 12 . In some embodiments, the first circuit layer 121 may further include at least one trace.
- the first dielectric layer 123 covers the second circuit layer 122 , and the first dielectric layer 123 surrounds the first circuit layer 121 and the signal vias 14 .
- the first dielectric layer 123 may be made of an insulating material or a dielectric material, such as, for example, polypropylene (PP). It is noted that the first dielectric layer 123 may include, or be formed from, a cured photoimageable dielectric (PID) material such as epoxy or polyimide (PI) including photoinitiators.
- PID cured photoimageable dielectric
- the first dielectric layer 123 defines at least one through hole extending through the first dielectric layer 123 .
- the second circuit layer 122 is disposed on the second dielectric layer 124 , and the second circuit layer 122 is electrically connected to the first circuit layer 121 by the signal vias 14 .
- the second circuit layer 122 may include a seed layer and a conductive layer.
- a material of the seed layer may be, for example, titanium or copper.
- the seed layer may include a titanium layer and a copper layer.
- a material of the conductive layer may be, for example, a conductive metal, such as copper, or another metal or combination of metals.
- the seed layer may be omitted.
- the second circuit layer 122 may include at least one conductive via 125 disposed in the through hole of the second dielectric layer 124 , and at least one conductive pad. In some embodiments, the second circuit layer 122 may further include at least one trace.
- the second dielectric layer 124 surrounds the semiconductor die 11 , the conductive via 125 and the metal support 18 .
- the second dielectric layer 124 may be made of an insulating material or a dielectric material, such as, for example, polypropylene (PP). It is noted that the second dielectric layer 124 may include, or be formed from, a cured photoimageable dielectric (PID) material such as epoxy or polyimide (PI) including photoinitiators.
- PID cured photoimageable dielectric
- the first dielectric layer 123 and the second dielectric layer 124 may be an isolation material.
- the passive element 13 (e.g., an inductor) includes two electrodes 131 , 132 electrically connected to the signal vias 14 and connected to the thermal structures 15 .
- the two electrodes 131 , 132 are formed as an L shape.
- the two electrodes 131 , 132 of the passive element 13 are disposed on the first circuit layer 121 , and are electrically connected to the first circuit layer 121 .
- the first circuit layer 121 is electrically connected to the signal vias 14 and is connected to the thermal structures 15 .
- the thermal structures 15 are thermal vias.
- the thermal structures 15 may include a plurality of first thermal vias 151 , a plurality of second thermal vias 152 and a plurality of first thermal pads 153 .
- the first thermal vias 151 are connected to the first circuit layer 121 .
- the first thermal pads 153 are disposed between the first thermal vias 151 and the second thermal vias 152 , and are connected to the first thermal vias 151 and the second thermal vias 152 .
- the first thermal pads 153 and the second thermal vias 152 are formed at the same time as the second circuit layer 122 and the at least one conductive via 125 , respectively.
- the second dielectric layer 124 surrounds the second thermal vias 152 , and the first thermal pads 153 is disposed on the second dielectric layer 124 .
- an amount of the thermal structures 15 may be larger than ten times an amount of the signal vias 14 . That is, the amount of the first thermal vias 151 may be larger than ten times the amount of the signal vias 14 , or the amount of the second thermal vias 152 may be larger than ten times the amount of the signal vias 14 . In some embodiments, the amount of the thermal structures 15 may be larger than sixteen times the amount of the signal vias 14 . That is, the amount of the first thermal vias 151 may be larger than sixteen times the amount of the signal vias 14 , or the amount of the second thermal vias 152 may be larger than sixteen times the amount of the signal vias 14 . Therefore, the most heat from the passive element 13 is transmitted to the thermal structures 15 rather than to the semiconductor die 11 .
- the junction temperature of the semiconductor die 11 may be less than about 150° C.
- the semiconductor package structure 1 of the present disclosure can meet the design specifications.
- the metal support 18 includes a die pad 181 , a plurality of signal pins 182 , and a plurality of thermal pins 183 .
- the die pad 181 , the signal pins 182 and the thermal pins 183 are isolated from each other.
- the semiconductor die 11 is disposed on the die pad 181 of the metal support 18 .
- the back surface 112 of the semiconductor die 11 is attached to the die pad 181 of the metal support 18 by adhesion.
- the signal pins 182 are electrically connected to the signal vias 14 .
- the thermal pins 183 are connected to the thermal structures 15 . In some embodiments, the thermal pins 183 are connected to the second thermal vias 152 of the thermal structures 15 .
- the major part of the heat from the passive element 13 may be transmitted to the thermal structures 15 and the thermal pins 183 , and such heat may be dissipated to outside so as to reduce the temperature of the semiconductor package structure 1 .
- the thermal pins 183 may be a portion of the thermal structures 15 .
- the thermal structures 15 penetrate through the isolation material including the first dielectric layer 123 and the second dielectric layer 124 .
- the semiconductor package structure 1 may further include a protection layer 19 disposed on the first dielectric layer 123 .
- the protection layer 19 may include, or be formed from, a cured photoimageable dielectric (PID) material such as epoxy or polyimide (PI) including photoinitiators, or a solder resist layer.
- PID cured photoimageable dielectric
- FIG. 2 illustrates a cross-sectional view of an example of a semiconductor package structure 1 a according to some embodiments of the present disclosure.
- the semiconductor package structure 1 a shown in FIG. 2 is similar to the semiconductor package structure 1 shown in FIG. 1 , and the differences are described as follows.
- the passive element 13 includes two electrodes 131 a, 132 a and two metal pins 133 , 134 .
- the two electrodes 131 a, 132 a are electrically connected to the signal vias 14
- the two metal pins 133 , 134 are connected to the thermal structures 15 .
- FIG. 3 illustrates a cross-sectional view of an example of a semiconductor package structure 1 b according to some embodiments of the present disclosure.
- the semiconductor package structure 1 b shown in FIG. 3 is similar to the semiconductor package structure 1 a shown in FIG. 2 , and the differences are described as follows.
- the thermal structures 15 may include a plurality of metal pillars 155 penetrating through the isolation material including the first dielectric layer 123 and the second dielectric layer 124 .
- the metal pillars 155 are connected to the two metal pins 133 , 134 to transmit the most heat from the passive element 13 to outside.
- the amount of the metal pillars 155 may be larger than ten times the amount of the signal vias 14 .
- the amount of the metal pillars 155 may be larger than sixteen times the amount of the signal vias 14 .
- FIG. 4 illustrates a cross-sectional view of an example of a semiconductor package structure 1 c according to some embodiments of the present disclosure.
- the semiconductor package structure 1 c shown in FIG. 4 is similar to the semiconductor package structure 1 a shown in FIG. 2 , and the differences are described as follows.
- the thermal structures 15 may include thermal plates 156 .
- the thermal plates 156 are connected to the two metal pins 133 , 134 .
- a total area of the thermal plates 156 may be larger than ten times a total area of the signal vias 14 .
- a total area of the thermal plates 156 may be larger than sixteen times a total area of the signal vias 14 .
- the thermal structures 15 may further include a plurality of thermal fins 157 extending from the thermal plates 156 .
- FIG. 5 illustrates a cross-sectional view of an example of a semiconductor package structure 1 d according to some embodiments of the present disclosure.
- the semiconductor package structure 1 d includes a semiconductor die 11 a, at least one wiring structure 12 a, a passive element 13 a, a plurality of signal vias 14 a, and a plurality of thermal structures 15 a.
- the semiconductor die 11 a has an active surface 111 a.
- the at least one wiring structure 12 a is electrically connected to the active surface 111 a of the semiconductor die 11 a.
- the active surface 111 a faces the wiring structure 12 a.
- the passive element 13 is electrically connected to the semiconductor die 11 a.
- the passive element 13 a includes two electrodes 131 a, 132 a electrically connected to the signal vias 14 a and is connected to the thermal structures 15 a.
- the signal vias 14 a are electrically connecting the passive element 13 a and the semiconductor die 11 a .
- the passive element 13 a is electrically connected to the semiconductor die 11 a by the signal path including the signal vias 14 a and the first circuit layer 121 a of the wiring structure 12 a.
- the signal path may further include the second circuit layer 122 a and the conductive via 125 a electrically connected to the external device.
- the thermal structures 15 a are connected to the passive element 13 a, and the thermal structures 15 a are disposed on a periphery of the at least one wiring structure 12 a.
- the thermal structures 15 a may include a second thermal layer 158 to transmit the most heat from the passive element 13 a to outside.
- the semiconductor package structure 1 d may further include a dielectric layer 16 surrounding the semiconductor die 11 a. That is, the semiconductor die 11 a is embedded in the dielectric layer 16 .
- the material of the dielectric layer 16 may be a prepreg.
- the semiconductor package structure 1 d may further include a protection layer 19 a disposed on the dielectric layer 16 .
- the dielectric layer 16 may be an isolation material.
- the thermal structures 15 a include a plurality of thermal vias. The thermal vias penetrate through the dielectric layer 16 .
- an amount of the thermal structures 15 a may be larger than ten times an amount of the signal vias 14 a. In some embodiments, the amount of the thermal structures 15 a may be larger than sixteen times the amount of the signal vias 14 a.
- FIG. 6 illustrates a cross-sectional view of an example of a semiconductor package structure 1 e according to some embodiments of the present disclosure.
- the semiconductor package structure 1 e shown in FIG. 6 is similar to the semiconductor package structure 1 d shown in FIG. 5 , and the differences are described as follows.
- the semiconductor package structure 1 e may further include an encapsulant 17 (e.g., molding compound) surrounding the semiconductor die 11 a. That is, the semiconductor die 11 a is embedded in the encapsulant 17 .
- the encapsulant 17 may be an isolation material.
- the thermal structures 15 a include a plurality of thermal vias. The thermal vias penetrate through the encapsulant 17 .
- FIG. 7 illustrates a cross-sectional view of an example of a semiconductor package structure 1 f according to some embodiments of the present disclosure.
- the semiconductor package structure if includes a semiconductor die 11 b, at least one wiring structure 12 b, a passive element 13 a, a plurality of signal vias 14 b, and a plurality of thermal structures 15 b.
- the semiconductor die 11 b has an active surface 111 b.
- the at least one wiring structure 12 b is electrically connected to the active surface 111 b of the semiconductor die 11 b.
- the active surface 111 b faces the wiring structure 12 b.
- the passive element 13 a is electrically connected to the semiconductor die 11 b.
- the passive element 13 a includes two electrodes 131 a, 132 a electrically connected to the signal vias 14 b and the thermal structures 15 b.
- the passive element 13 a is electrically connected to the semiconductor die 11 b by the signal path including the signal vias 14 b and the wiring structure 12 b.
- the signal vias 14 b are electrically connecting the passive element 13 a and the semiconductor die 11 b.
- the thermal structures 15 b are connected to the passive element 13 a, and the thermal structures 15 b are disposed on a periphery of the at least one wiring structure 12 b.
- the semiconductor package structure 1 f may further include at least one antenna structure 21 electrically connected to the semiconductor die 11 b.
- the semiconductor package structure 1 f may further include a plurality of conductive elements 22 (e.g., solder balls) electrically connecting the at least one wiring structure 12 b and connecting the thermal structures 15 b.
- an amount of the thermal structures 15 b may be larger than ten times an amount of the signal vias 14 b. In some embodiments, the amount of the thermal structures 15 b may be larger than sixteen times the amount of the signal vias 14 b.
- FIG. 8 illustrates a cross-sectional view of an example of a semiconductor package structure 1 g according to some embodiments of the present disclosure.
- the semiconductor package structure 1 g includes a semiconductor die 11 c, at least one wiring structure 12 c, a passive element 13 a, a plurality of signal vias 14 c, and a plurality of thermal structures 15 c.
- the semiconductor die 11 c has an active surface 111 c.
- the at least one wiring structure 12 c is electrically connected to the active surface 111 c of the semiconductor die 11 c.
- the active surface 111 c faces the wiring structure 12 c.
- the passive element 13 a is electrically connected to the semiconductor die 11 c.
- the signal vias 14 c are electrically connecting the passive element 13 a and the semiconductor die 11 c.
- the thermal structures 15 c are connected to the passive element 13 a, and the thermal structures 15 c are disposed on a periphery of the at least one wiring structure 12 c.
- the semiconductor package structure 1 g may further include an encapsulant 17 a (e.g., molding compound) surrounding the semiconductor die 11 c.
- the semiconductor package structure 1 g may further include a plurality of conductive elements 23 (e.g., solder balls) electrically connecting the passive element 13 a and the at least one wiring structure 12 c.
- conductive elements 23 may be a portion of the thermal structures 15 c. Thus, the thermal structures 15 c penetrate through the encapsulant 17 a.
- an amount of the thermal structures 15 c may be larger than ten times an amount of the signal vias 14 c. In some embodiments, the amount of the thermal structures 15 c may be larger than sixteen times the amount of the signal vias 14 c.
- FIG. 9 illustrates a cross-sectional view of an example of a semiconductor package structure 1 h according to some embodiments of the present disclosure.
- the semiconductor package structure 1 h shown in FIG. 1 is similar to the semiconductor package structure 1 shown in FIG. 1 , and the differences are described as follows.
- the semiconductor package structure 1 h further includes a plurality of first recess portions 184 are formed between the signal pins 182 and the thermal pins 183 , so that the signal pins 182 and the thermal pins 183 are isolated from each other.
- the semiconductor package structure 1 h further includes a plurality of second recess portions 185 are formed between the signal pins 182 and the die pad 181 , so that the signal pins 182 and the die pad 181 are isolated from each other.
- FIGS. 10 to 11 illustrate a semiconductor manufacturing process according to some embodiments of the present disclosure.
- the semiconductor manufacturing process is for manufacturing a semiconductor package structure such as the semiconductor package structure 1 h shown in FIG. 9 .
- the semiconductor package 10 includes a semiconductor die 11 , at least one wiring structure 12 , a plurality of signal vias 14 and a plurality of thermal structures 15 .
- the semiconductor die 11 includes an active surface 111 and a back surface 112 .
- the at least one wiring structure 12 is electrically connected to the active surface 111 of the semiconductor die 11 .
- the signal vias 14 are electrically connected to the semiconductor die 11 .
- the thermal structures 15 are disposed on a periphery of the at least one wiring structure 12 .
- the at least one wiring structure 12 includes a first circuit layer 121 and a second circuit layer 122 .
- the first circuit layer 121 is electrically connected to the passive element 13
- the second circuit layer 122 is electrically connected to the signal vias 14 .
- the wiring structure 12 may include a first dielectric layer 123 and a second dielectric layer 124 .
- the first circuit layer 121 may include a seed layer and a conductive layer.
- a material of the seed layer may be, for example, titanium or copper.
- the seed layer may include a titanium layer and a copper layer.
- a material of the conductive layer may be, for example, a conductive metal, such as copper, or another metal or combination of metals.
- the seed layer may be omitted.
- the first circuit layer 121 may include the signal vias 14 disposed in the through hole of the first dielectric layer 123 , and at least one conductive pad. That is, the signal vias 14 may be a portion of the first circuit layer 121 and a portion of the wiring structure 12 . In some embodiments, the first circuit layer 121 may further include at least one trace.
- the first dielectric layer 123 covers the second circuit layer 122 , and the first dielectric layer 123 surrounds the first circuit layer 121 and the signal vias 14 .
- the first dielectric layer 123 may be made of an insulating material or a dielectric material, such as, for example, polypropylene (PP). It is noted that the first dielectric layer 123 may include, or be formed from, a cured photoimageable dielectric (PID) material such as epoxy or polyimide (PI) including photoinitiators.
- PID cured photoimageable dielectric
- the first dielectric layer 122 defines at least one through hole extending through the first dielectric layer 122 .
- the second circuit layer 122 is disposed on the second dielectric layer 124 , and the second circuit layer 122 is electrically connected to the first circuit layer 121 by the signal vias 14 .
- the second circuit layer 122 may include a seed layer and a conductive layer.
- a material of the seed layer may be, for example, titanium or copper.
- the seed layer may include a titanium layer and a copper layer.
- a material of the conductive layer may be, for example, a conductive metal, such as copper, or another metal or combination of metals.
- the seed layer may be omitted.
- the second circuit layer 122 may include at least one conductive via 125 disposed in the through hole of the second dielectric layer 124 , and at least one conductive pad. In some embodiments, the second circuit layer 122 may further include at least one trace.
- the second dielectric layer 124 surrounds the semiconductor die 11 , the conductive via 125 and the metal support 18 .
- the second dielectric layer 124 may be made of an insulating material or a dielectric material, such as, for example, polypropylene (PP). It is noted that the second dielectric layer 124 may include, or be formed from, a cured photoimageable dielectric (PID) material such as epoxy or polyimide (PI) including photoinitiators.
- PID cured photoimageable dielectric
- the thermal structures 15 are thermal vias.
- the thermal structures 15 may include a plurality of first thermal vias 151 , a plurality of second thermal vias 152 and a plurality of first thermal pads 153 .
- the first thermal vias 151 are connected to the first circuit layer 121 .
- the first thermal pads 153 are disposed between the first thermal vias 151 and the second thermal vias 152 , and are connected to the first thermal vias 151 and the second thermal vias 152 .
- the first thermal pads 153 and the second thermal vias 152 are formed at the same time as the second circuit layer 122 and the at least one conductive via 125 .
- the second dielectric layer 124 surrounds the second thermal vias 152 , and the first thermal pads 153 is disposed on the second dielectric layer 124 .
- an amount of the thermal structures 15 may be larger than ten times an amount of the signal vias 14 . That is, the amount of the first thermal vias 151 may be larger than ten times the amount of the signal vias 14 , or the amount of the second thermal vias 152 may be larger than ten times the amount of the signal vias 14 . In some embodiments, the amount of the thermal structures 15 may be larger than sixteen times the amount of the signal vias 14 . That is, the amount of the first thermal vias 151 may be larger than sixteen times the amount of the signal vias 14 , or the amount of the second thermal vias 152 may be larger than sixteen times the amount of the signal vias 14 .
- the metal support 18 includes a die pad 181 , a plurality of signal pins 182 , and a plurality of thermal pins 183 .
- the semiconductor die 11 is mounted on the die pad 181 of the metal support 18 .
- the back surface 112 of the semiconductor die 11 is disposed on the die pad 181 of the metal support 18 .
- the signal pins 182 are electrically connected to the signal vias 14 .
- the thermal pins 183 are connected to the thermal structures 15 .
- the thermal pins 183 are connected to the second thermal vias 152 of the thermal structures 15 .
- the die pad 181 is connected to the signal pins 182
- the signal pins 182 are connected to the thermal pins 183 .
- the semiconductor package structure 1 may further include a protection layer 19 disposed on the first dielectric layer 123 .
- the protection layer 19 may include, or be formed from, a cured photoimageable dielectric (PID) material such as epoxy or polyimide (PI) including photoinitiators, or a solder resist layer.
- PID cured photoimageable dielectric
- a plurality of first recess portions 184 and a plurality of second recess portions 185 are formed by etching.
- the first recess portions 184 are formed to expose portion of the second dielectric layer 124 , and the first recess portions 184 are formed between the signal pins 182 and the thermal pins 183 .
- the second recess portions 185 are formed to expose portion of the second dielectric layer 124 , and the second recess portions 185 are formed between the signal pins 182 and the die pad 181 . Therefore, the signal pins 182 and the thermal pins 183 are isolated from each other, and the signal pins 182 and the die pad 181 are isolated from each other.
- the passive element 13 is mounted on the semiconductor package 10 to form the semiconductor package structure 1 h as shown in FIG. 9 .
- the passive element 13 is electrically connected to the signal vias 14 and is connected to the thermal structures 15 .
- the passive element 13 includes two electrodes 131 , 132 electrically connected to the signal vias 14 and connected to the thermal structures 15 .
- the two electrodes 131 , 132 are formed as an L shape.
- the two electrodes 131 , 132 of the passive element 13 are disposed on the first circuit layer 121 , and are electrically connected to the first circuit layer 121 .
- the first circuit layer 121 is electrically connected to the signal vias 14 and is connected to the thermal structures 15 .
- FIG. 12 illustrates a top view of an example of a semiconductor package structure 1 from the second circuit layer 122 according to some embodiments of the present disclosure. That is, FIG. 12 is a top view of an example of a semiconductor package structure 1 removing the passive element 13 ( FIG. 1 ), the protection layer 19 ( FIG. 1 ), the first dielectric layer 123 ( FIG. 1 ) and the first circuit layer 121 ( FIG. 1 ).
- an amount of the second thermal vias 152 may be larger than ten times an amount of the signal vias 14 ( FIG. 1 ).
- the amount of the second thermal vias 152 may be larger than sixteen times the amount of the signal vias 14 ( FIG. 1 ). Therefore, the most heat from the passive element 13 ( FIG. 1 ) is transmitted to the thermal structures 15 ( FIG. 1 ) rather than to the semiconductor die 11 .
- the junction temperature of the semiconductor die 11 may be less than about 150° C.
- the semiconductor package structure 1 ( FIG. 1 ) of the present disclosure can meet the design specifications.
- the terms “approximately,” “substantially,” “substantial” and “about” are used to describe and account for small variations. When used in conjunction with an event or circumstance, the terms can refer to instances in which the event or circumstance occurs precisely as well as instances in which the event or circumstance occurs to a close approximation.
- the terms can refer to a range of variation less than or equal to ⁇ 10% of that numerical value, such as less than or equal to ⁇ 5%, less than or equal to ⁇ 4%, less than or equal to ⁇ 3%, less than or equal to ⁇ 2%, less than or equal to ⁇ 1%, less than or equal to ⁇ 0.5%, less than or equal to ⁇ 0.1%, or less than or equal to ⁇ 0.05%.
- two numerical values can be deemed to be “substantially” the same or equal if a difference between the values is less than or equal to ⁇ 10% of an average of the values, such as less than or equal to ⁇ 5%, less than or equal to ⁇ 4%, less than or equal to ⁇ 3%, less than or equal to ⁇ 2%, less than or equal to ⁇ 1%, less than or equal to ⁇ 0.5%, less than or equal to ⁇ 0.1%, or less than or equal to ⁇ 0.05%.
- Two surfaces can be deemed to be coplanar or substantially coplanar if a displacement between the two surfaces is no greater than 5 ⁇ m, no greater than 2 ⁇ m, no greater than 1 ⁇ m, or no greater than 0.5 ⁇ m.
Abstract
A semiconductor package structure includes a semiconductor die, at least one wiring structure, a metal support, a passive element, a plurality of signal vias, and a plurality of thermal structures. The semiconductor die has an active surface. The at least one wiring structure is electrically connected to the active surface of the semiconductor die. The metal support is used for supporting the semiconductor die. The passive element is electrically connected to the semiconductor die. The signal vias are electrically connecting the passive element and the semiconductor die. The thermal structures are connected to the passive element, and the thermal structures are disposed on a periphery of the at least one wiring structure.
Description
- The present disclosure relates to a semiconductor package structure and a semiconductor manufacturing process, and more particularly to a semiconductor package structure including thermal structure and a semiconductor manufacturing process.
- The trend for an electronic product is to highly integrate the elements so as to form a minimum size and obtain a best electrical performance. However, the multiple heat sources problem may occur due to multiple elements. If the heat from the elements is transmitted to a main element, a junction temperature of the main element may be too high to meet a maximum specified temperature.
- In some embodiments, according to an aspect, a semiconductor package structure includes a semiconductor die, at least one wiring structure, a metal support, a passive element, a plurality of signal vias, and a plurality of thermal structures. The semiconductor die has an active surface. The at least one wiring structure is electrically connected to the active surface of the semiconductor die. The metal support is used for supporting the semiconductor die. The passive element is electrically connected to the semiconductor die. The signal vias are electrically connecting the passive element and the semiconductor die. The thermal structures are connected to the passive element, and the thermal structures are disposed on a periphery of the at least one wiring structure.
- In some embodiments, according to an aspect, a semiconductor package structure includes a semiconductor die, at least one wiring structure, a passive element, a plurality of signal vias, and a plurality of thermal vias. The semiconductor die has an active surface. The at least one wiring structure is electrically connected to the active surface of the semiconductor die.
- The passive element is electrically connected to the semiconductor die. The signal vias are electrically connecting the passive element and the semiconductor die. The thermal vias are connected to the passive element, and the thermal vias are disposed on a periphery of the at least one wiring structure.
- In some embodiments, according to another aspect, a semiconductor manufacturing process includes: (a) providing a semiconductor package, wherein the semiconductor package includes a semiconductor die, at least one wiring structure, a plurality of signal vias and a plurality of thermal structures, the semiconductor die includes an active surface, the at least one wiring structure is electrically connected to the active surface of the semiconductor die, the signal vias are electrically connected to the semiconductor die, the thermal structures are disposed on a periphery of the at least one wiring structure; and (b) mounting a passive element on the semiconductor package, wherein the passive element is electrically connected to the signal vias and is connected to the thermal structures.
- Aspects of some embodiments of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that various structures may not be drawn to scale, and dimensions of the various structures may be arbitrarily increased or reduced for clarity of discussion.
-
FIG. 1 illustrates a cross-sectional view of an example of a semiconductor package structure according to some embodiments of the present disclosure. -
FIG. 2 illustrates a cross-sectional view of an example of a semiconductor package structure according to some embodiments of the present disclosure. -
FIG. 3 illustrates a cross-sectional view of an example of a semiconductor package structure according to some embodiments of the present disclosure. -
FIG. 4 illustrates a cross-sectional view of an example of a semiconductor package structure according to some embodiments of the present disclosure. -
FIG. 5 illustrates a cross-sectional view of an example of a semiconductor package structure according to some embodiments of the present disclosure. -
FIG. 6 illustrates a cross-sectional view of an example of a semiconductor package structure according to some embodiments of the present disclosure. -
FIG. 7 illustrates a cross-sectional view of an example of a semiconductor package structure according to some embodiments of the present disclosure. -
FIG. 8 illustrates a cross-sectional view of an example of a semiconductor package structure according to some embodiments of the present disclosure. -
FIG. 9 illustrates a cross-sectional view of an example of a semiconductor package structure according to some embodiments of the present disclosure. -
FIG. 10 illustrates one or more stages of an example of a semiconductor manufacturing process according to some embodiments of the present disclosure. -
FIG. 11 illustrates one or more stages of an example of a semiconductor manufacturing process according to some embodiments of the present disclosure. -
FIG. 12 illustrates a top view of an example of a semiconductor package structure according to some embodiments of the present disclosure. - Common reference numerals are used throughout the drawings and the detailed description to indicate the same or similar components. Embodiments of the present disclosure will be readily understood from the following detailed description taken in conjunction with the accompanying drawings.
- The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to explain certain aspects of the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed or disposed in direct contact, and may also include embodiments in which additional features may be formed or disposed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
- In the semiconductor-associated industry, according to the design specification of the semiconductor package product, the junction temperature of the semiconductor die in the semiconductor package product cannot exceed about 150° C. In a comparative example of semiconductor package structure, a passive element is electrically connected to a semiconductor die. For example, an inductor is disposed on a semiconductor die. By a simulation, before disposing the inductor, the junction temperature of the semiconductor die is about 136° C. After disposing the inductor, the junction temperature of the semiconductor die is higher than 154° C. Since the heat from the inductor is transmitted to the semiconductor die by the signal paths, the junction temperature of the semiconductor die may be above about 150° C. Thus, the semiconductor package structure product cannot meet the above design specification.
- To address these issues, some comparative embodiments of this disclosure are directed to semiconductor package structures and methods of manufacturing semiconductor package structures that include an additional heat dissipating device such as a copper plate or a heat sink with a plurality of heat dissipating fins. However, such additional heat dissipating device will increase the total thickness or volume of the semiconductor package structure. In addition, some comparative embodiments of this disclosure are directed to semiconductor package structures and methods of manufacturing semiconductor package structures that include a thickened prepreg or a thickened die pad. However, the junction temperature of the semiconductor package structure with such thickened prepreg or thickened die pad may be about 154° C., which still can't meet the above specification.
- To address at least the above concerns, an embodiment of the present disclosure provides a plurality of thermal structures connected to the passive element to form a plurality of thermal paths. And, the amount of the thermal structures is larger than the amount of the signal paths connecting the passive elements and the semiconductor die. The greater amount of heat from the passive element is transmitted to the thermal structures rather than to the semiconductor die. Therefore, the junction temperature of the semiconductor die may be less than about 150° C. The semiconductor package structure of the present disclosure can meet the above specification.
-
FIG. 1 illustrates a cross-sectional view of an example of asemiconductor package structure 1 according to some embodiments of the present disclosure. Thesemiconductor package structure 1 includes asemiconductor die 11, at least onewiring structure 12, apassive element 13, a plurality ofsignal vias 14, and a plurality ofthermal structures 15. Thesemiconductor die 11 has anactive surface 111 and aback surface 112 opposite to theactive surface 111. In some embodiments, thesemiconductor package structure 1 may further include ametal support 18. The semiconductor die 11 is disposed on themetal support 18. Themetal support 18 is used for supporting thesemiconductor die 11. Themetal support 18 may be a leadframe. - The at least one
wiring structure 12 is electrically connected to theactive surface 111 of the semiconductor die 11. Thus, theactive surface 111 faces thewiring structure 12. Thepassive element 13 is electrically connected to the semiconductor die 11. The signal vias 14 are electrically connecting thepassive element 13 and the semiconductor die 11. Thethermal structures 15 are connected to thepassive element 13, and thethermal structures 15 are disposed on a periphery of the at least onewiring structure 12. - In some embodiments, the at least one
wiring structure 12 includes afirst circuit layer 121 and asecond circuit layer 122. Thefirst circuit layer 121 is electrically connected to thepassive element 13, and thesecond circuit layer 122 is electrically connected to thesignal vias 14. Thewiring structure 12 may include a firstdielectric layer 123 and asecond dielectric layer 124. Thefirst circuit layer 121 may include a seed layer and a conductive layer. A material of the seed layer may be, for example, titanium or copper. In some embodiments, the seed layer may include a titanium layer and a copper layer. A material of the conductive layer may be, for example, a conductive metal, such as copper, or another metal or combination of metals. However, in some embodiments, the seed layer may be omitted. Thefirst circuit layer 121 may include the signal vias 14 disposed in the through hole of thefirst dielectric layer 123, and at least one conductive pad. That is, the signal vias 14 may be a portion of thefirst circuit layer 121 and a portion of thewiring structure 12. In some embodiments, thefirst circuit layer 121 may further include at least one trace. - In some embodiments, the
first dielectric layer 123 covers thesecond circuit layer 122, and thefirst dielectric layer 123 surrounds thefirst circuit layer 121 and thesignal vias 14. Thefirst dielectric layer 123 may be made of an insulating material or a dielectric material, such as, for example, polypropylene (PP). It is noted that thefirst dielectric layer 123 may include, or be formed from, a cured photoimageable dielectric (PID) material such as epoxy or polyimide (PI) including photoinitiators. Thefirst dielectric layer 123 defines at least one through hole extending through thefirst dielectric layer 123. - In some embodiments, the
second circuit layer 122 is disposed on thesecond dielectric layer 124, and thesecond circuit layer 122 is electrically connected to thefirst circuit layer 121 by thesignal vias 14. Thesecond circuit layer 122 may include a seed layer and a conductive layer. A material of the seed layer may be, for example, titanium or copper. In some embodiments, the seed layer may include a titanium layer and a copper layer. A material of the conductive layer may be, for example, a conductive metal, such as copper, or another metal or combination of metals. However, in some embodiments, the seed layer may be omitted. Thesecond circuit layer 122 may include at least one conductive via 125 disposed in the through hole of thesecond dielectric layer 124, and at least one conductive pad. In some embodiments, thesecond circuit layer 122 may further include at least one trace. - In some embodiments, the
second dielectric layer 124 surrounds the semiconductor die 11, the conductive via 125 and themetal support 18. Thesecond dielectric layer 124 may be made of an insulating material or a dielectric material, such as, for example, polypropylene (PP). It is noted that thesecond dielectric layer 124 may include, or be formed from, a cured photoimageable dielectric (PID) material such as epoxy or polyimide (PI) including photoinitiators. Thefirst dielectric layer 123 and thesecond dielectric layer 124 may be an isolation material. - In some embodiments, the passive element 13 (e.g., an inductor) includes two
electrodes signal vias 14 and connected to thethermal structures 15. The twoelectrodes electrodes passive element 13 are disposed on thefirst circuit layer 121, and are electrically connected to thefirst circuit layer 121. Thefirst circuit layer 121 is electrically connected to thesignal vias 14 and is connected to thethermal structures 15. - In some embodiments, the
thermal structures 15 are thermal vias. Thethermal structures 15 may include a plurality of firstthermal vias 151, a plurality of secondthermal vias 152 and a plurality of firstthermal pads 153. The firstthermal vias 151 are connected to thefirst circuit layer 121. The firstthermal pads 153 are disposed between the firstthermal vias 151 and the secondthermal vias 152, and are connected to the firstthermal vias 151 and the secondthermal vias 152. In some embodiments, the firstthermal pads 153 and the secondthermal vias 152 are formed at the same time as thesecond circuit layer 122 and the at least one conductive via 125, respectively. Thesecond dielectric layer 124 surrounds the secondthermal vias 152, and the firstthermal pads 153 is disposed on thesecond dielectric layer 124. - In some embodiments, an amount of the
thermal structures 15 may be larger than ten times an amount of thesignal vias 14. That is, the amount of the firstthermal vias 151 may be larger than ten times the amount of thesignal vias 14, or the amount of the secondthermal vias 152 may be larger than ten times the amount of thesignal vias 14. In some embodiments, the amount of thethermal structures 15 may be larger than sixteen times the amount of thesignal vias 14. That is, the amount of the firstthermal vias 151 may be larger than sixteen times the amount of thesignal vias 14, or the amount of the secondthermal vias 152 may be larger than sixteen times the amount of thesignal vias 14. Therefore, the most heat from thepassive element 13 is transmitted to thethermal structures 15 rather than to the semiconductor die 11. The junction temperature of the semiconductor die 11 may be less than about 150° C. Thesemiconductor package structure 1 of the present disclosure can meet the design specifications. - In some embodiments, the
metal support 18 includes adie pad 181, a plurality of signal pins 182, and a plurality ofthermal pins 183. Thedie pad 181, the signal pins 182 and thethermal pins 183 are isolated from each other. The semiconductor die 11 is disposed on thedie pad 181 of themetal support 18. Theback surface 112 of the semiconductor die 11 is attached to thedie pad 181 of themetal support 18 by adhesion. The signal pins 182 are electrically connected to thesignal vias 14. Thethermal pins 183 are connected to thethermal structures 15. In some embodiments, thethermal pins 183 are connected to the secondthermal vias 152 of thethermal structures 15. The major part of the heat from thepassive element 13 may be transmitted to thethermal structures 15 and thethermal pins 183, and such heat may be dissipated to outside so as to reduce the temperature of thesemiconductor package structure 1. In some embodiments, thethermal pins 183 may be a portion of thethermal structures 15. Thus, thethermal structures 15 penetrate through the isolation material including thefirst dielectric layer 123 and thesecond dielectric layer 124. - In some embodiments, the
semiconductor package structure 1 may further include aprotection layer 19 disposed on thefirst dielectric layer 123. Theprotection layer 19 may include, or be formed from, a cured photoimageable dielectric (PID) material such as epoxy or polyimide (PI) including photoinitiators, or a solder resist layer. -
FIG. 2 illustrates a cross-sectional view of an example of a semiconductor package structure 1 a according to some embodiments of the present disclosure. The semiconductor package structure 1 a shown inFIG. 2 is similar to thesemiconductor package structure 1 shown inFIG. 1 , and the differences are described as follows. In some embodiments, thepassive element 13 includes twoelectrodes metal pins electrodes signal vias 14, and the twometal pins thermal structures 15. The twoelectrodes passive element 13 are disposed on thefirst circuit layer 121, and are electrically connected to thefirst circuit layer 121. Thethermal structures 15 may further include a firstthermal layer 154 that is separated from thefirst circuit layer 121. The twometal pins thermal layer 154, and are connected to the firstthermal layer 154. The firstthermal layer 154 is connected to the firstthermal vias 151. Because the twoelectrodes metal pins passive element 13 is transmitted to thethermal structures 15 by the twometal pins -
FIG. 3 illustrates a cross-sectional view of an example of asemiconductor package structure 1 b according to some embodiments of the present disclosure. Thesemiconductor package structure 1 b shown inFIG. 3 is similar to the semiconductor package structure 1 a shown inFIG. 2 , and the differences are described as follows. In some embodiments, thethermal structures 15 may include a plurality ofmetal pillars 155 penetrating through the isolation material including thefirst dielectric layer 123 and thesecond dielectric layer 124. Themetal pillars 155 are connected to the twometal pins passive element 13 to outside. In some embodiments, the amount of themetal pillars 155 may be larger than ten times the amount of thesignal vias 14. In some embodiments, the amount of themetal pillars 155 may be larger than sixteen times the amount of thesignal vias 14. -
FIG. 4 illustrates a cross-sectional view of an example of asemiconductor package structure 1 c according to some embodiments of the present disclosure. Thesemiconductor package structure 1 c shown inFIG. 4 is similar to the semiconductor package structure 1 a shown inFIG. 2 , and the differences are described as follows. In some embodiments, thethermal structures 15 may includethermal plates 156. Thethermal plates 156 are connected to the twometal pins thermal plates 156 may be larger than ten times a total area of thesignal vias 14. In some embodiments, a total area of thethermal plates 156 may be larger than sixteen times a total area of thesignal vias 14. In some embodiments, thethermal structures 15 may further include a plurality of thermal fins 157 extending from thethermal plates 156. -
FIG. 5 illustrates a cross-sectional view of an example of asemiconductor package structure 1 d according to some embodiments of the present disclosure. Thesemiconductor package structure 1 d includes a semiconductor die 11 a, at least onewiring structure 12 a, apassive element 13 a, a plurality of signal vias 14 a, and a plurality ofthermal structures 15 a. The semiconductor die 11 a has anactive surface 111 a. The at least onewiring structure 12 a is electrically connected to theactive surface 111 a of the semiconductor die 11 a. Thus, theactive surface 111 a faces thewiring structure 12 a. Thepassive element 13 is electrically connected to the semiconductor die 11 a. Thepassive element 13 a includes twoelectrodes thermal structures 15 a. The signal vias 14 a are electrically connecting thepassive element 13 a and the semiconductor die 11 a. In some embodiments, thepassive element 13 a is electrically connected to the semiconductor die 11 a by the signal path including the signal vias 14 a and thefirst circuit layer 121 a of thewiring structure 12 a. The signal path may further include thesecond circuit layer 122 a and the conductive via 125 a electrically connected to the external device. Thethermal structures 15 a are connected to thepassive element 13 a, and thethermal structures 15 a are disposed on a periphery of the at least onewiring structure 12 a. In some embodiments, thethermal structures 15 a may include a secondthermal layer 158 to transmit the most heat from thepassive element 13 a to outside. - In some embodiments, the
semiconductor package structure 1 d may further include adielectric layer 16 surrounding the semiconductor die 11 a. That is, the semiconductor die 11 a is embedded in thedielectric layer 16. The material of thedielectric layer 16 may be a prepreg. In some embodiments, thesemiconductor package structure 1 d may further include aprotection layer 19 a disposed on thedielectric layer 16. Thedielectric layer 16 may be an isolation material. Thethermal structures 15 a include a plurality of thermal vias. The thermal vias penetrate through thedielectric layer 16. - In some embodiments, an amount of the
thermal structures 15 a may be larger than ten times an amount of the signal vias 14 a. In some embodiments, the amount of thethermal structures 15 a may be larger than sixteen times the amount of the signal vias 14 a. -
FIG. 6 illustrates a cross-sectional view of an example of a semiconductor package structure 1 e according to some embodiments of the present disclosure. The semiconductor package structure 1 e shown inFIG. 6 is similar to thesemiconductor package structure 1 d shown inFIG. 5 , and the differences are described as follows. In some embodiments, the semiconductor package structure 1 e may further include an encapsulant 17 (e.g., molding compound) surrounding the semiconductor die 11 a. That is, the semiconductor die 11 a is embedded in theencapsulant 17. Theencapsulant 17 may be an isolation material. Thethermal structures 15 a include a plurality of thermal vias. The thermal vias penetrate through theencapsulant 17. -
FIG. 7 illustrates a cross-sectional view of an example of asemiconductor package structure 1 f according to some embodiments of the present disclosure. The semiconductor package structure if includes asemiconductor die 11 b, at least onewiring structure 12 b, apassive element 13 a, a plurality of signal vias 14 b, and a plurality ofthermal structures 15 b. The semiconductor die 11 b has anactive surface 111 b. The at least onewiring structure 12 b is electrically connected to theactive surface 111 b of the semiconductor die 11 b. Thus, theactive surface 111 b faces thewiring structure 12 b. Thepassive element 13 a is electrically connected to the semiconductor die 11 b. Thepassive element 13 a includes twoelectrodes thermal structures 15 b. In some embodiments, thepassive element 13 a is electrically connected to the semiconductor die 11 b by the signal path including the signal vias 14 b and thewiring structure 12 b. The signal vias 14 b are electrically connecting thepassive element 13 a and the semiconductor die 11 b. Thethermal structures 15 b are connected to thepassive element 13 a, and thethermal structures 15 b are disposed on a periphery of the at least onewiring structure 12 b. - In some embodiments, the
semiconductor package structure 1 f may further include at least oneantenna structure 21 electrically connected to the semiconductor die 11 b. In some embodiments, thesemiconductor package structure 1 f may further include a plurality of conductive elements 22 (e.g., solder balls) electrically connecting the at least onewiring structure 12 b and connecting thethermal structures 15 b. - In some embodiments, an amount of the
thermal structures 15 b may be larger than ten times an amount of the signal vias 14 b. In some embodiments, the amount of thethermal structures 15 b may be larger than sixteen times the amount of the signal vias 14 b. -
FIG. 8 illustrates a cross-sectional view of an example of asemiconductor package structure 1 g according to some embodiments of the present disclosure. Thesemiconductor package structure 1 g includes asemiconductor die 11 c, at least onewiring structure 12 c, apassive element 13 a, a plurality of signal vias 14 c, and a plurality ofthermal structures 15 c. The semiconductor die 11 c has anactive surface 111 c. The at least onewiring structure 12 c is electrically connected to theactive surface 111 c of the semiconductor die 11 c. Thus, theactive surface 111 c faces thewiring structure 12 c. Thepassive element 13 a is electrically connected to the semiconductor die 11 c. The signal vias 14 c are electrically connecting thepassive element 13 a and the semiconductor die 11 c. Thethermal structures 15 c are connected to thepassive element 13 a, and thethermal structures 15 c are disposed on a periphery of the at least onewiring structure 12 c. - In some embodiments, the
semiconductor package structure 1 g may further include an encapsulant 17 a (e.g., molding compound) surrounding the semiconductor die 11 c. In some embodiments, thesemiconductor package structure 1 g may further include a plurality of conductive elements 23 (e.g., solder balls) electrically connecting thepassive element 13 a and the at least onewiring structure 12 c. In some embodiments,conductive elements 23 may be a portion of thethermal structures 15 c. Thus, thethermal structures 15 c penetrate through the encapsulant 17 a. - In some embodiments, an amount of the
thermal structures 15 c may be larger than ten times an amount of the signal vias 14 c. In some embodiments, the amount of thethermal structures 15 c may be larger than sixteen times the amount of the signal vias 14 c. -
FIG. 9 illustrates a cross-sectional view of an example of asemiconductor package structure 1 h according to some embodiments of the present disclosure. Thesemiconductor package structure 1 h shown inFIG. 1 is similar to thesemiconductor package structure 1 shown inFIG. 1 , and the differences are described as follows. In some embodiments, thesemiconductor package structure 1 h further includes a plurality offirst recess portions 184 are formed between the signal pins 182 and thethermal pins 183, so that the signal pins 182 and thethermal pins 183 are isolated from each other. In some embodiments, thesemiconductor package structure 1 h further includes a plurality ofsecond recess portions 185 are formed between the signal pins 182 and thedie pad 181, so that the signal pins 182 and thedie pad 181 are isolated from each other. -
FIGS. 10 to 11 illustrate a semiconductor manufacturing process according to some embodiments of the present disclosure. In some embodiments, the semiconductor manufacturing process is for manufacturing a semiconductor package structure such as thesemiconductor package structure 1 h shown inFIG. 9 . - Referring to
FIG. 10 , asemiconductor package 10 is provided. Thesemiconductor package 10 includes asemiconductor die 11, at least onewiring structure 12, a plurality ofsignal vias 14 and a plurality ofthermal structures 15. The semiconductor die 11 includes anactive surface 111 and aback surface 112. The at least onewiring structure 12 is electrically connected to theactive surface 111 of the semiconductor die 11. The signal vias 14 are electrically connected to the semiconductor die 11. Thethermal structures 15 are disposed on a periphery of the at least onewiring structure 12. - In some embodiments, the at least one
wiring structure 12 includes afirst circuit layer 121 and asecond circuit layer 122. Thefirst circuit layer 121 is electrically connected to thepassive element 13, and thesecond circuit layer 122 is electrically connected to thesignal vias 14. Thewiring structure 12 may include a firstdielectric layer 123 and asecond dielectric layer 124. Thefirst circuit layer 121 may include a seed layer and a conductive layer. A material of the seed layer may be, for example, titanium or copper. In some embodiments, the seed layer may include a titanium layer and a copper layer. A material of the conductive layer may be, for example, a conductive metal, such as copper, or another metal or combination of metals. However, in some embodiments, the seed layer may be omitted. Thefirst circuit layer 121 may include the signal vias 14 disposed in the through hole of thefirst dielectric layer 123, and at least one conductive pad. That is, the signal vias 14 may be a portion of thefirst circuit layer 121 and a portion of thewiring structure 12. In some embodiments, thefirst circuit layer 121 may further include at least one trace. - In some embodiments, the
first dielectric layer 123 covers thesecond circuit layer 122, and thefirst dielectric layer 123 surrounds thefirst circuit layer 121 and thesignal vias 14. Thefirst dielectric layer 123 may be made of an insulating material or a dielectric material, such as, for example, polypropylene (PP). It is noted that thefirst dielectric layer 123 may include, or be formed from, a cured photoimageable dielectric (PID) material such as epoxy or polyimide (PI) including photoinitiators. Thefirst dielectric layer 122 defines at least one through hole extending through thefirst dielectric layer 122. - In some embodiments, the
second circuit layer 122 is disposed on thesecond dielectric layer 124, and thesecond circuit layer 122 is electrically connected to thefirst circuit layer 121 by thesignal vias 14. Thesecond circuit layer 122 may include a seed layer and a conductive layer. A material of the seed layer may be, for example, titanium or copper. In some embodiments, the seed layer may include a titanium layer and a copper layer. A material of the conductive layer may be, for example, a conductive metal, such as copper, or another metal or combination of metals. However, in some embodiments, the seed layer may be omitted. Thesecond circuit layer 122 may include at least one conductive via 125 disposed in the through hole of thesecond dielectric layer 124, and at least one conductive pad. In some embodiments, thesecond circuit layer 122 may further include at least one trace. - In some embodiments, the
second dielectric layer 124 surrounds the semiconductor die 11, the conductive via 125 and themetal support 18. Thesecond dielectric layer 124 may be made of an insulating material or a dielectric material, such as, for example, polypropylene (PP). It is noted that thesecond dielectric layer 124 may include, or be formed from, a cured photoimageable dielectric (PID) material such as epoxy or polyimide (PI) including photoinitiators. - In some embodiments, the
thermal structures 15 are thermal vias. Thethermal structures 15 may include a plurality of firstthermal vias 151, a plurality of secondthermal vias 152 and a plurality of firstthermal pads 153. The firstthermal vias 151 are connected to thefirst circuit layer 121. The firstthermal pads 153 are disposed between the firstthermal vias 151 and the secondthermal vias 152, and are connected to the firstthermal vias 151 and the secondthermal vias 152. In some embodiments, the firstthermal pads 153 and the secondthermal vias 152 are formed at the same time as thesecond circuit layer 122 and the at least one conductive via 125. Thesecond dielectric layer 124 surrounds the secondthermal vias 152, and the firstthermal pads 153 is disposed on thesecond dielectric layer 124. - In some embodiments, an amount of the
thermal structures 15 may be larger than ten times an amount of thesignal vias 14. That is, the amount of the firstthermal vias 151 may be larger than ten times the amount of thesignal vias 14, or the amount of the secondthermal vias 152 may be larger than ten times the amount of thesignal vias 14. In some embodiments, the amount of thethermal structures 15 may be larger than sixteen times the amount of thesignal vias 14. That is, the amount of the firstthermal vias 151 may be larger than sixteen times the amount of thesignal vias 14, or the amount of the secondthermal vias 152 may be larger than sixteen times the amount of thesignal vias 14. - In some embodiments, the
metal support 18 includes adie pad 181, a plurality of signal pins 182, and a plurality ofthermal pins 183. The semiconductor die 11 is mounted on thedie pad 181 of themetal support 18. Theback surface 112 of the semiconductor die 11 is disposed on thedie pad 181 of themetal support 18. The signal pins 182 are electrically connected to thesignal vias 14. Thethermal pins 183 are connected to thethermal structures 15. In some embodiments, thethermal pins 183 are connected to the secondthermal vias 152 of thethermal structures 15. In some embodiments, thedie pad 181 is connected to the signal pins 182, and the signal pins 182 are connected to the thermal pins 183. - In some embodiments, the
semiconductor package structure 1 may further include aprotection layer 19 disposed on thefirst dielectric layer 123. Theprotection layer 19 may include, or be formed from, a cured photoimageable dielectric (PID) material such as epoxy or polyimide (PI) including photoinitiators, or a solder resist layer. - Referring to
FIG. 11 , a plurality offirst recess portions 184 and a plurality ofsecond recess portions 185 are formed by etching. Thefirst recess portions 184 are formed to expose portion of thesecond dielectric layer 124, and thefirst recess portions 184 are formed between the signal pins 182 and the thermal pins 183. Thesecond recess portions 185 are formed to expose portion of thesecond dielectric layer 124, and thesecond recess portions 185 are formed between the signal pins 182 and thedie pad 181. Therefore, the signal pins 182 and thethermal pins 183 are isolated from each other, and the signal pins 182 and thedie pad 181 are isolated from each other. - Then, the
passive element 13 is mounted on thesemiconductor package 10 to form thesemiconductor package structure 1 h as shown inFIG. 9 . Thepassive element 13 is electrically connected to thesignal vias 14 and is connected to thethermal structures 15. In some embodiments, thepassive element 13 includes twoelectrodes signal vias 14 and connected to thethermal structures 15. The twoelectrodes electrodes passive element 13 are disposed on thefirst circuit layer 121, and are electrically connected to thefirst circuit layer 121. Thefirst circuit layer 121 is electrically connected to thesignal vias 14 and is connected to thethermal structures 15. -
FIG. 12 illustrates a top view of an example of asemiconductor package structure 1 from thesecond circuit layer 122 according to some embodiments of the present disclosure. That is,FIG. 12 is a top view of an example of asemiconductor package structure 1 removing the passive element 13 (FIG. 1 ), the protection layer 19 (FIG. 1 ), the first dielectric layer 123 (FIG. 1 ) and the first circuit layer 121 (FIG. 1 ). In some embodiments, an amount of the secondthermal vias 152 may be larger than ten times an amount of the signal vias 14 (FIG. 1 ). In some embodiments, the amount of the secondthermal vias 152 may be larger than sixteen times the amount of the signal vias 14 (FIG. 1 ). Therefore, the most heat from the passive element 13 (FIG. 1 ) is transmitted to the thermal structures 15 (FIG. 1 ) rather than to the semiconductor die 11. The junction temperature of the semiconductor die 11 may be less than about 150° C. The semiconductor package structure 1 (FIG. 1 ) of the present disclosure can meet the design specifications. - Spatial descriptions, such as “above,” “below,” “up,” “left,” “right,” “down,” “top,” “bottom,” “vertical,” “horizontal,” “side,” “higher,” “lower,” “upper,” “over,” “under,” and so forth, are indicated with respect to the orientation shown in the figures unless otherwise specified. It should be understood that the spatial descriptions used herein are for purposes of illustration only, and that practical implementations of the structures described herein can be spatially arranged in any orientation or manner, provided that the merits of embodiments of this disclosure are not deviated from by such an arrangement.
- As used herein, the terms “approximately,” “substantially,” “substantial” and “about” are used to describe and account for small variations. When used in conjunction with an event or circumstance, the terms can refer to instances in which the event or circumstance occurs precisely as well as instances in which the event or circumstance occurs to a close approximation. For example, when used in conjunction with a numerical value, the terms can refer to a range of variation less than or equal to ±10% of that numerical value, such as less than or equal to ±5%, less than or equal to ±4%, less than or equal to ±3%, less than or equal to ±2%, less than or equal to ±1%, less than or equal to ±0.5%, less than or equal to ±0.1%, or less than or equal to ±0.05%. For example, two numerical values can be deemed to be “substantially” the same or equal if a difference between the values is less than or equal to ±10% of an average of the values, such as less than or equal to ±5%, less than or equal to ±4%, less than or equal to ±3%, less than or equal to ±2%, less than or equal to ±1%, less than or equal to ±0.5%, less than or equal to ±0.1%, or less than or equal to ±0.05%.
- Two surfaces can be deemed to be coplanar or substantially coplanar if a displacement between the two surfaces is no greater than 5 μm, no greater than 2 μm, no greater than 1 μm, or no greater than 0.5 μm.
- Additionally, amounts, ratios, and other numerical values are sometimes presented herein in a range format. It is to be understood that such range format is used for convenience and brevity and should be understood flexibly to include numerical values explicitly specified as limits of a range, but also to include all individual numerical values or sub-ranges encompassed within that range as if each numerical value and sub-range is explicitly specified.
- While the present disclosure has been described and illustrated with reference to specific embodiments thereof, these descriptions and illustrations are not limiting. It should be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the true spirit and scope of the present disclosure as defined by the appended claims. The illustrations may not be necessarily drawn to scale. There may be distinctions between the artistic renditions in the present disclosure and the actual apparatus due to manufacturing processes and tolerances. There may be other embodiments of the present disclosure which are not specifically illustrated. The specification and drawings are to be regarded as illustrative rather than restrictive. Modifications may be made to adapt a particular situation, material, composition of matter, method, or process to the objective, spirit and scope of the present disclosure. All such modifications are intended to be within the scope of the claims appended hereto. While the methods disclosed herein have been described with reference to particular operations performed in a particular order, it will be understood that these operations may be combined, sub-divided, or re-ordered to form an equivalent method without departing from the teachings of the present disclosure. Accordingly, unless specifically indicated herein, the order and grouping of the operations are not limitations of the present disclosure.
Claims (20)
1. A semiconductor package structure, comprising:
a semiconductor die, having an active surface;
at least one wiring structure, electrically connected to the active surface of the semiconductor die;
a metal support, supporting the semiconductor die;
a passive element, electrically connected to the semiconductor die;
a plurality of signal vias, electrically connecting the passive element and the semiconductor die; and
a plurality of thermal structures, connected to the passive element, wherein the thermal structures are disposed on a periphery of the at least one wiring structure.
2. The semiconductor package structure of claim 1 , wherein an amount of the thermal structures is larger than ten times an amount of the signal vias.
3. The semiconductor package structure of claim 2 , wherein the amount of the thermal structures is larger than sixteen times the amount of the signal vias.
4. The semiconductor package structure of claim 1 , wherein the passive element includes two electrodes electrically connected to the signal vias and connected to the thermal structures.
5. The semiconductor package structure of claim 1 , wherein the passive element includes two electrodes and two metal pins, the two electrodes are electrically connected to the signal vias, and the two metal pins are connected to the thermal structures.
6. The semiconductor package structure of claim 1 , wherein the metal support includes a die pad, a plurality of signal pins, and a plurality of thermal pins, the semiconductor die is disposed on the die pad, the signal pins are electrically connected to the signal vias, the thermal pins are connected to the thermal structures.
7. The semiconductor package structure of claim 6 , wherein the signal pins and the thermal pins are isolated from each other.
8. The semiconductor package structure of claim 1 , wherein the thermal structures are thermal vias.
9. The semiconductor package structure of claim 1 , wherein the thermal structures are metal pillars.
10. The semiconductor package structure of claim 1 , wherein a junction temperature of the semiconductor die is less than about 150° C.
11. The semiconductor package structure of claim 1 , wherein the at least one wiring structure includes a first circuit layer and a second circuit layer, the first circuit layer is electrically connected to the passive element, the second circuit layer is electrically connected to the signal vias.
12. A semiconductor package structure, comprising:
a semiconductor die, having an active surface;
at least one wiring structure, electrically connected to the active surface of the semiconductor die;
a passive element, electrically connected to the semiconductor die;
a plurality of signal vias, electrically connecting the passive element and the semiconductor die; and
a plurality of thermal vias, connected to the passive element, wherein the thermal vias are disposed on a periphery of the at least one wiring structure.
13. The semiconductor package structure of claim 12 , wherein an amount of the thermal vias is larger than ten times an amount of the signal vias.
14. The semiconductor package structure of claim 12 , further comprising an isolation material surrounding the semiconductor die, wherein the thermal vias penetrate through the isolation material.
15. A semiconductor manufacturing process, comprising:
(a) providing a semiconductor package, wherein the semiconductor package includes a semiconductor die, at least one wiring structure, a plurality of signal vias and a plurality of thermal structures, the semiconductor die includes an active surface, the at least one wiring structure is electrically connected to the active surface of the semiconductor die, the signal vias are electrically connected to the semiconductor die, the thermal structures are disposed on a periphery of the at least one wiring structure; and
(b) mounting a passive element on the semiconductor package, wherein the passive element is connected to the signal vias and the thermal structures.
16. The semiconductor manufacturing process of claim 15 , wherein (a) comprises:
(a1) providing a metal support, wherein the metal support includes a die pad, a plurality of signal pins and a plurality of thermal pins;
(a2) mounting the semiconductor die on the die pad; and
(a3) forming the signal vias, the thermal structures, at least one wiring structure and a dielectric layer, wherein the at least one wiring structure is electrically connected to the signal vias, the signal vias are electrically connected to the signal pins, the thermal structures are connected to the thermal pins, the dielectric layer surrounds the semiconductor die.
17. The semiconductor manufacturing process of claim 16 , wherein after (a3), the semiconductor manufacturing process further comprises:
(a4) forming a plurality of first recess portions to expose portion of the dielectric layer and between the signal pins and the thermal pins by etching.
18. The semiconductor manufacturing process of claim 17 , wherein after (a3), the semiconductor manufacturing process further comprises:
(a5) forming a plurality of second recess portions to expose portion of the dielectric layer and between the signal pins and the die pad by etching.
19. The semiconductor manufacturing process of claim 15 , wherein (a) comprises:
(a1) providing a metal support, wherein the metal support includes a die pad and a plurality of signal pins;
(a2) mounting the semiconductor die on the die pad; and
(a3) forming the signal vias, the thermal structures and at least one wiring structure, wherein the at least one wiring structure is electrically connected to the signal vias, the signal vias are electrically connected to the signal pins, the thermal structures are disposed on a periphery of the signal pins.
20. The semiconductor manufacturing process of claim 15 , wherein (a) comprises:
(a1) forming the signal vias, the thermal structures and at least one wiring structure, wherein the at least one wiring structure is electrically connected to the signal vias and the thermal structures;
(a2) mounting the semiconductor die on the at least one wiring structure;
(a3) forming an encapsulant surrounding the semiconductor die; and
(a4) forming a plurality of conductive elements, electrically connecting the passive element and the at least one wiring structure.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/197,351 US20200161206A1 (en) | 2018-11-20 | 2018-11-20 | Semiconductor package structure and semiconductor manufacturing process |
CN201910833308.7A CN111199928A (en) | 2018-11-20 | 2019-09-04 | Semiconductor package structure and semiconductor manufacturing method |
US17/174,209 US20210166987A1 (en) | 2018-11-20 | 2021-02-11 | Semiconductor package structure and semiconductor manufacturing process |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US16/197,351 US20200161206A1 (en) | 2018-11-20 | 2018-11-20 | Semiconductor package structure and semiconductor manufacturing process |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/174,209 Continuation US20210166987A1 (en) | 2018-11-20 | 2021-02-11 | Semiconductor package structure and semiconductor manufacturing process |
Publications (1)
Publication Number | Publication Date |
---|---|
US20200161206A1 true US20200161206A1 (en) | 2020-05-21 |
Family
ID=70727113
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US16/197,351 Abandoned US20200161206A1 (en) | 2018-11-20 | 2018-11-20 | Semiconductor package structure and semiconductor manufacturing process |
US17/174,209 Pending US20210166987A1 (en) | 2018-11-20 | 2021-02-11 | Semiconductor package structure and semiconductor manufacturing process |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US17/174,209 Pending US20210166987A1 (en) | 2018-11-20 | 2021-02-11 | Semiconductor package structure and semiconductor manufacturing process |
Country Status (2)
Country | Link |
---|---|
US (2) | US20200161206A1 (en) |
CN (1) | CN111199928A (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20200411418A1 (en) * | 2019-06-27 | 2020-12-31 | Texas Instruments Incorporated | Semiconductor package structures for broadband rf signal chain |
US20210305191A1 (en) * | 2020-03-24 | 2021-09-30 | Stmicroelectronics S.R.L. | Method of manufacturing semiconductor devices and corresponding semiconductor device |
US20220199564A1 (en) * | 2020-12-17 | 2022-06-23 | Stmicroelectronics S.R.L. | Chip-on-lead semiconductor device, and corresponding method of manufacturing chip-on-lead semiconductor devices |
EP3979307A3 (en) * | 2020-09-10 | 2022-07-06 | Rockwell Collins, Inc. | Reconstituted wafer including mold material with recessed conductive feature |
US20220223491A1 (en) * | 2021-01-13 | 2022-07-14 | Mediatek Inc. | Semiconductor package structure |
US11646241B2 (en) * | 2019-02-26 | 2023-05-09 | Samsung Electronics Co., Ltd. | Semiconductor package |
Citations (97)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5875100A (en) * | 1996-05-31 | 1999-02-23 | Nec Corporation | High-density mounting method and structure for electronic circuit board |
US20010008305A1 (en) * | 1998-06-10 | 2001-07-19 | Asat Ltd. | Leadless plastic chip carrier with etch back pad singulation |
US6359341B1 (en) * | 1999-01-21 | 2002-03-19 | Siliconware Precision Industries, Co., Ltd. | Ball grid array integrated circuit package structure |
US20030060172A1 (en) * | 2001-09-26 | 2003-03-27 | Akira Kuriyama | Radio frequency module |
US20030169575A1 (en) * | 2002-02-26 | 2003-09-11 | Kyocera Corporation | High frequency module |
US6709898B1 (en) * | 2000-10-04 | 2004-03-23 | Intel Corporation | Die-in-heat spreader microelectronic package |
US20050048759A1 (en) * | 2003-08-28 | 2005-03-03 | Phoenix Precision Technology Corporation | Method for fabricating thermally enhanced semiconductor device |
US20060001152A1 (en) * | 2004-07-02 | 2006-01-05 | Phoenix Precision Technology Corporation | Direct connection multi-chip semiconductor element structure |
US20060263930A1 (en) * | 2005-05-23 | 2006-11-23 | Seiko Epson Corporation | Electronic substrate manufacturing method, semiconductor device manufacturing method, and electronic equipment manufacturing method |
US7144517B1 (en) * | 2003-11-07 | 2006-12-05 | Amkor Technology, Inc. | Manufacturing method for leadframe and for semiconductor package using the leadframe |
US20070013042A1 (en) * | 2005-06-20 | 2007-01-18 | Nokia Corporation | Electronic module assembly with heat spreader |
US7226811B1 (en) * | 1998-06-10 | 2007-06-05 | Asat Ltd. | Process for fabricating a leadless plastic chip carrier |
US7247526B1 (en) * | 1998-06-10 | 2007-07-24 | Asat Ltd. | Process for fabricating an integrated circuit package |
US7270867B1 (en) * | 1998-06-10 | 2007-09-18 | Asat Ltd. | Leadless plastic chip carrier |
US20070262452A1 (en) * | 2006-05-11 | 2007-11-15 | Shinko Electric Industries Co., Ltd., | Electronic component built-in substrate and method of manufacturing the same |
US20090302445A1 (en) * | 2008-06-09 | 2009-12-10 | Stats Chippac, Ltd. | Method and Apparatus for Thermally Enhanced Semiconductor Package |
US20100044850A1 (en) * | 2008-08-21 | 2010-02-25 | Advanced Semiconductor Engineering, Inc. | Advanced quad flat non-leaded package structure and manufacturing method thereof |
US20100213589A1 (en) * | 2009-02-20 | 2010-08-26 | Tung-Hsien Hsieh | Multi-chip package |
US7858443B2 (en) * | 2009-03-09 | 2010-12-28 | Utac Hong Kong Limited | Leadless integrated circuit package having standoff contacts and die attach pad |
US20110057713A1 (en) * | 2008-06-12 | 2011-03-10 | Kabushiki Kaisha Yaskawa Denki | Power module |
US20110140254A1 (en) * | 2009-12-15 | 2011-06-16 | Silicon Storage Technology, Inc. | Panel Based Lead Frame Packaging Method And Device |
US20110148545A1 (en) * | 2009-12-18 | 2011-06-23 | Choudhury Dobabani | Apparatus and method for embedding components in small-form-factor, system-on-packages |
US20110175213A1 (en) * | 2008-10-10 | 2011-07-21 | Kentaro Mori | Semiconductor device and manufacturing method thereof |
US20110227208A1 (en) * | 2008-09-25 | 2011-09-22 | Ji Yun Kim | Structure and Manufacture Method For Multi-Row Lead Frame and Semiconductor Package |
US20120038034A1 (en) * | 2010-08-10 | 2012-02-16 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Vertical Interconnect in FO-WLCSP Using Leadframe Disposed Between Semiconductor Die |
US8241956B2 (en) * | 2010-03-08 | 2012-08-14 | Stats Chippac, Ltd. | Semiconductor device and method of forming wafer level multi-row etched lead package |
US20120326286A1 (en) * | 2011-06-23 | 2012-12-27 | Zigmund Ramirez Camacho | Integrated circuit packaging system with wafer level reconfigured multichip packaging system and method of manufacture thereof |
US20130025839A1 (en) * | 2011-07-25 | 2013-01-31 | Endicott Interconnect Technologies, Inc. | Thermal substrate |
US20130056871A1 (en) * | 2011-09-02 | 2013-03-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermally Enhanced Structure for Multi-Chip Device |
US20130069222A1 (en) * | 2011-09-16 | 2013-03-21 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming a Reconfigured Stackable Wafer Level Package with Vertical Interconnect |
US20130105966A1 (en) * | 2011-10-26 | 2013-05-02 | Maxim Integrated Products, Inc. | Three-dimensional chip-to-wafer integration |
US20130127037A1 (en) * | 2010-03-31 | 2013-05-23 | Nec Corporation | Semiconductor device built-in substrate |
US20130207255A1 (en) * | 2012-02-15 | 2013-08-15 | Alan J. Magnus | Semiconductor device package having backside contact and method for manufacturing |
US20130256900A1 (en) * | 2012-03-27 | 2013-10-03 | Paul Alan McConnelee | Ultrathin buried die module and method of manufacturing thereof |
US20130307113A1 (en) * | 2012-05-17 | 2013-11-21 | Shinko Electric Industries Co., Ltd. | Semiconductor device |
US20140126156A1 (en) * | 2012-11-05 | 2014-05-08 | Taiyo Yuden Co., Ltd. | Circuit module |
US20140133117A1 (en) * | 2012-11-12 | 2014-05-15 | Taiyo Yuden Co., Ltd. | High frequency circuit module |
US20140175624A1 (en) * | 2012-12-20 | 2014-06-26 | Infineon Technologies Ag | Method for manufacturing a chip arrangement, and chip arrangement |
US20140302640A1 (en) * | 2011-12-30 | 2014-10-09 | Beijing University Of Technology | FCoC (Flip Chip on Chip) Package and Manufacturing Method thereof |
US20150084207A1 (en) * | 2013-09-26 | 2015-03-26 | General Electric Company | Embedded semiconductor device package and method of manufacturing thereof |
US20150108635A1 (en) * | 2013-10-23 | 2015-04-23 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and manufacturing method thereof |
US9064859B2 (en) * | 2010-05-26 | 2015-06-23 | Stats Chippac, Ltd. | Semiconductor device and method of forming conductive posts and heat sink over semiconductor die using leadframe |
US20150235935A1 (en) * | 2014-02-19 | 2015-08-20 | Bridge Semiconductor Corporation | Semiconducor device and method of manufacturing the same |
US20150255418A1 (en) * | 2014-03-04 | 2015-09-10 | General Electric Company | Ultra-thin embedded semiconductor device package and method of manufacturing thereof |
US20150348934A1 (en) * | 2011-12-30 | 2015-12-03 | Beijing University Of Technology | Package in Package (PiP) Electronic Device and Manufacturing Method thereof |
US20150348916A1 (en) * | 2014-05-30 | 2015-12-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Ring structures in device die |
US9269691B2 (en) * | 2010-05-26 | 2016-02-23 | Stats Chippac, Ltd. | Semiconductor device and method of making an embedded wafer level ball grid array (EWLB) package on package (POP) device with a slotted metal carrier interposer |
US20160133558A1 (en) * | 2013-06-11 | 2016-05-12 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Power Module |
US20160172274A1 (en) * | 2014-12-16 | 2016-06-16 | Qualcomm Incorporated | System, apparatus, and method for semiconductor package grounds |
US20160190108A1 (en) * | 2014-12-30 | 2016-06-30 | Nepes Co., Ltd. | Semiconductor package and manufacturing method thereof |
US20160233140A1 (en) * | 2015-02-10 | 2016-08-11 | Delta Electronics Int'l (Singapore) Pte Ltd | Package structure |
US20160233292A1 (en) * | 2015-02-10 | 2016-08-11 | Advanced Semiconductor Engineering, Inc. | Semiconductor package structure and semiconductor manufacturing process |
US20160300782A1 (en) * | 2015-04-13 | 2016-10-13 | Advanced Semiconductor Engineering, Inc. | Semiconductor package structure and method for manufacturing the same |
US20160352246A1 (en) * | 2015-05-29 | 2016-12-01 | Delta Electronics Int'l (Singapore) Pte Ltd | Power module |
US20170018478A1 (en) * | 2015-07-14 | 2017-01-19 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Via structures for thermal dissipation |
US20170040266A1 (en) * | 2015-05-05 | 2017-02-09 | Mediatek Inc. | Fan-out package structure including antenna |
US20170047308A1 (en) * | 2015-08-12 | 2017-02-16 | Semtech Corporation | Semiconductor Device and Method of Forming Inverted Pyramid Cavity Semiconductor Package |
US20170062360A1 (en) * | 2015-08-28 | 2017-03-02 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and manufacturing method thereof |
US20170148746A1 (en) * | 2015-11-19 | 2017-05-25 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package |
US20170194233A1 (en) * | 2015-12-31 | 2017-07-06 | Texas Instruments Incorporated | Integrated circuit chip with a vertical connector |
US20170208677A1 (en) * | 2014-09-30 | 2017-07-20 | Murata Manufacturing Co., Ltd. | Multilayer substrate |
US20170207197A1 (en) * | 2016-01-19 | 2017-07-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Devices, packaged semiconductor devices, and semiconductor device packaging methods |
US9812426B1 (en) * | 2016-06-29 | 2017-11-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated fan-out package, semiconductor device, and method of fabricating the same |
US20170365543A1 (en) * | 2016-06-15 | 2017-12-21 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package |
US20180019178A1 (en) * | 2016-07-12 | 2018-01-18 | Industrial Technology Research Institute | Chip packaging and composite system board |
US20180130761A1 (en) * | 2016-11-09 | 2018-05-10 | Samsung Electro-Mechanics Co., Ltd. | Semiconductor package, manufacturing method thereof, and electronic element module using the same |
US20180151466A1 (en) * | 2016-11-29 | 2018-05-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Heat transfer structures and methods for ic packages |
US20180204802A1 (en) * | 2014-12-15 | 2018-07-19 | Bridge Semiconductor Corp. | Wiring board having component integrated with leadframe and method of making the same |
US20180261535A1 (en) * | 2014-12-15 | 2018-09-13 | Bridge Semiconductor Corp. | Method of making wiring board with dual routing circuitries integrated with leadframe |
US20180352658A1 (en) * | 2017-06-02 | 2018-12-06 | Subtron Technology Co., Ltd. | Component embedded package carrier and manufacturing method thereof |
US20180350747A1 (en) * | 2017-06-05 | 2018-12-06 | Samsung Electro-Mechanics Co., Ltd. | Fan-out semiconductor device |
US10157888B1 (en) * | 2017-06-20 | 2018-12-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated fan-out packages and methods of forming the same |
US20190006283A1 (en) * | 2017-06-30 | 2019-01-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Package and Method |
US10186502B1 (en) * | 2016-05-30 | 2019-01-22 | X-Fab Semiconductor Foundries Gmbh | Integrated circuit having a component provided by transfer print and method for making the integrated circuit |
US20190035759A1 (en) * | 2017-07-27 | 2019-01-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated fan-out package and method of fabricating the same |
US20190067207A1 (en) * | 2017-08-30 | 2019-02-28 | Advanced Semiconductor Engineering, Inc. | Semiconductor package structure, semiconductor device and method for manufacturing the same |
US20190103335A1 (en) * | 2017-10-03 | 2019-04-04 | Shinko Electric Industries Co., Ltd. | Electronic component-embedded board |
US20190115287A1 (en) * | 2017-10-12 | 2019-04-18 | Stmicroelectronics S.R.L. | Method of manufacturing semiconductor devices, corresponding device and circuit |
US20190122969A1 (en) * | 2017-10-20 | 2019-04-25 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method of manufacturing the same |
US20190131252A1 (en) * | 2017-11-01 | 2019-05-02 | Samsung Electro-Mechanics Co., Ltd. | Fan-out semiconductor package |
US20190131283A1 (en) * | 2017-10-27 | 2019-05-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package structure and manufacturing method thereof |
US20190148262A1 (en) * | 2017-11-15 | 2019-05-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated Fan-Out Packages and Methods of Forming the Same |
US20190164783A1 (en) * | 2017-11-30 | 2019-05-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated fan-out packages and methods of forming the same |
US20190164862A1 (en) * | 2017-11-29 | 2019-05-30 | Samsung Electro-Mechanics Co., Ltd. | Fan-out semiconductor package |
US20190164871A1 (en) * | 2017-11-28 | 2019-05-30 | Advanced Semiconductor Engineering, Inc. | Semiconductor package structure having a heat dissipation structure |
US20190182997A1 (en) * | 2014-03-07 | 2019-06-13 | Bridge Semiconductor Corp. | Leadframe substrate having modulator and crack inhibiting structure and flip chip assembly using the same |
US20190267336A1 (en) * | 2016-09-23 | 2019-08-29 | Intel Corporation | Die with embedded communication cavity |
US20190287938A1 (en) * | 2018-03-13 | 2019-09-19 | Samsung Electronics Co., Ltd. | Fan-out component package |
US10424573B1 (en) * | 2018-03-27 | 2019-09-24 | Delta Electronics Int'l (Singapore) Pte Ltd | Packaging process |
US20200006196A1 (en) * | 2018-06-29 | 2020-01-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor packages |
US20200043853A1 (en) * | 2018-07-31 | 2020-02-06 | Samsung Electronics Co., Ltd. | Semiconductor package including interposer |
US20200075571A1 (en) * | 2018-09-05 | 2020-03-05 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method of manufacturing the same |
US20200135669A1 (en) * | 2018-10-25 | 2020-04-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semicondcutor package and manufacturing method of semicondcutor package |
US20200135671A1 (en) * | 2018-10-26 | 2020-04-30 | Sj Semiconductor (Jiangyin) Corporation | Fan-out antenna packaging structure and packaging method |
US20200144237A1 (en) * | 2018-11-05 | 2020-05-07 | Samsung Electronics Co., Ltd. | Semiconductor package |
US20200144173A1 (en) * | 2018-11-06 | 2020-05-07 | Samsung Electronics Co., Ltd. | Semiconductor package |
US10700035B2 (en) * | 2016-11-04 | 2020-06-30 | General Electric Company | Stacked electronics package and method of manufacturing thereof |
Family Cites Families (74)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3105089B2 (en) * | 1992-09-11 | 2000-10-30 | 株式会社東芝 | Semiconductor device |
JPH09199823A (en) * | 1996-01-19 | 1997-07-31 | Nissan Motor Co Ltd | Chip-on-board printed wiring board |
US6297551B1 (en) * | 1999-09-22 | 2001-10-02 | Agere Systems Guardian Corp. | Integrated circuit packages with improved EMI characteristics |
US6538210B2 (en) * | 1999-12-20 | 2003-03-25 | Matsushita Electric Industrial Co., Ltd. | Circuit component built-in module, radio device having the same, and method for producing the same |
CN100336426C (en) * | 2000-02-25 | 2007-09-05 | 揖斐电株式会社 | Multilayer printed wiring board and method ofr producing multilayer printed wiring board |
US6348726B1 (en) * | 2001-01-18 | 2002-02-19 | National Semiconductor Corporation | Multi row leadless leadframe package |
US20030029637A1 (en) * | 2001-08-13 | 2003-02-13 | Tina Barcley | Circuit board assembly with ceramic capped components and heat transfer vias |
US6856007B2 (en) * | 2001-08-28 | 2005-02-15 | Tessera, Inc. | High-frequency chip packages |
WO2003021664A1 (en) * | 2001-08-31 | 2003-03-13 | Hitachi, Ltd. | Semiconductor device, structural body and electronic device |
US7001798B2 (en) * | 2001-11-14 | 2006-02-21 | Oki Electric Industry Co., Ltd. | Method of manufacturing semiconductor device |
JP3492348B2 (en) * | 2001-12-26 | 2004-02-03 | 新光電気工業株式会社 | Method of manufacturing package for semiconductor device |
US6709897B2 (en) * | 2002-01-15 | 2004-03-23 | Unimicron Technology Corp. | Method of forming IC package having upward-facing chip cavity |
US20050284607A1 (en) * | 2002-06-27 | 2005-12-29 | Eastman Kodak Company | Cooling-assisted, heat-generating electrical component and method of manufacturing same |
JP4243117B2 (en) * | 2002-08-27 | 2009-03-25 | 新光電気工業株式会社 | Semiconductor package, manufacturing method thereof, and semiconductor device |
US6818973B1 (en) * | 2002-09-09 | 2004-11-16 | Amkor Technology, Inc. | Exposed lead QFP package fabricated through the use of a partial saw process |
TW200425427A (en) * | 2003-05-02 | 2004-11-16 | Siliconware Precision Industries Co Ltd | Leadframe-based non-leaded semiconductor package and method of fabricating the same |
JP4361826B2 (en) * | 2004-04-20 | 2009-11-11 | 新光電気工業株式会社 | Semiconductor device |
US20050258533A1 (en) * | 2004-05-21 | 2005-11-24 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device mounting structure |
TWI245388B (en) * | 2005-01-06 | 2005-12-11 | Phoenix Prec Technology Corp | Three dimensional package structure of semiconductor chip embedded in substrate and method for fabricating the same |
JP4533875B2 (en) * | 2006-09-12 | 2010-09-01 | 株式会社三井ハイテック | Semiconductor device, lead frame product used in the semiconductor device, and method for manufacturing the semiconductor device |
JPWO2008120755A1 (en) * | 2007-03-30 | 2010-07-15 | 日本電気株式会社 | Functional element built-in circuit board, manufacturing method thereof, and electronic device |
US8039309B2 (en) * | 2007-05-10 | 2011-10-18 | Texas Instruments Incorporated | Systems and methods for post-circuitization assembly |
US9601412B2 (en) * | 2007-06-08 | 2017-03-21 | Cyntec Co., Ltd. | Three-dimensional package structure |
US7786837B2 (en) * | 2007-06-12 | 2010-08-31 | Alpha And Omega Semiconductor Incorporated | Semiconductor power device having a stacked discrete inductor structure |
US8217511B2 (en) * | 2007-07-31 | 2012-07-10 | Freescale Semiconductor, Inc. | Redistributed chip packaging with thermal contact to device backside |
US8824165B2 (en) * | 2008-02-18 | 2014-09-02 | Cyntec Co. Ltd | Electronic package structure |
TWI355068B (en) * | 2008-02-18 | 2011-12-21 | Cyntec Co Ltd | Electronic package structure |
US8492883B2 (en) * | 2008-03-14 | 2013-07-23 | Advanced Semiconductor Engineering, Inc. | Semiconductor package having a cavity structure |
JP5284155B2 (en) * | 2008-03-24 | 2013-09-11 | 日本特殊陶業株式会社 | Component built-in wiring board |
US7786557B2 (en) * | 2008-05-19 | 2010-08-31 | Mediatek Inc. | QFN Semiconductor package |
US7969018B2 (en) * | 2008-07-15 | 2011-06-28 | Infineon Technologies Ag | Stacked semiconductor chips with separate encapsulations |
US8592967B2 (en) * | 2009-01-28 | 2013-11-26 | Hitachi Metals, Ltd. | Semiconductor apparatus and power supply circuit |
US20100213588A1 (en) * | 2009-02-20 | 2010-08-26 | Tung-Hsien Hsieh | Wire bond chip package |
US8124447B2 (en) * | 2009-04-10 | 2012-02-28 | Advanced Semiconductor Engineering, Inc. | Manufacturing method of advanced quad flat non-leaded package |
JP4973761B2 (en) * | 2009-05-25 | 2012-07-11 | 株式会社デンソー | Semiconductor device |
US8120158B2 (en) * | 2009-11-10 | 2012-02-21 | Infineon Technologies Ag | Laminate electronic device |
US8937381B1 (en) * | 2009-12-03 | 2015-01-20 | Amkor Technology, Inc. | Thin stackable package and method |
JP5136632B2 (en) * | 2010-01-08 | 2013-02-06 | 大日本印刷株式会社 | Electronic components |
US8587956B2 (en) * | 2010-02-05 | 2013-11-19 | Luxera, Inc. | Integrated electronic device for controlling light emitting diodes |
US8895440B2 (en) * | 2010-08-06 | 2014-11-25 | Stats Chippac, Ltd. | Semiconductor die and method of forming Fo-WLCSP vertical interconnect using TSV and TMV |
US9398694B2 (en) * | 2011-01-18 | 2016-07-19 | Sony Corporation | Method of manufacturing a package for embedding one or more electronic components |
US8564092B2 (en) * | 2011-02-25 | 2013-10-22 | National Semiconductor Corporation | Power convertor device and construction methods |
JP5100878B1 (en) * | 2011-09-30 | 2012-12-19 | 株式会社フジクラ | Component built-in board mounting body, manufacturing method thereof, and component built-in board |
TWI492704B (en) * | 2012-01-06 | 2015-07-11 | 大同股份有限公司 | Electronic assembly |
US8674487B2 (en) * | 2012-03-15 | 2014-03-18 | Advanced Semiconductor Engineering, Inc. | Semiconductor packages with lead extensions and related methods |
US9443797B2 (en) * | 2012-09-14 | 2016-09-13 | STATS ChipPAC Pte. Ltd. | Semiconductor device having wire studs as vertical interconnect in FO-WLP |
US8975726B2 (en) * | 2012-10-11 | 2015-03-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | POP structures and methods of forming the same |
JP5610105B1 (en) * | 2012-10-22 | 2014-10-22 | 株式会社村田製作所 | Electronic component built-in module |
US9196575B1 (en) * | 2013-02-04 | 2015-11-24 | Altera Corporation | Integrated circuit package with cavity in substrate |
US9287227B2 (en) * | 2013-11-29 | 2016-03-15 | STMicroelectronics (Shenzhen) R&D Co. Ltd | Electronic device with first and second contact pads and related methods |
US9911715B2 (en) * | 2013-12-20 | 2018-03-06 | Cyntec Co., Ltd. | Three-dimensional package structure and the method to fabricate thereof |
US9653443B2 (en) * | 2014-02-14 | 2017-05-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermal performance structure for semiconductor packages and method of forming same |
SG10201400390YA (en) * | 2014-03-05 | 2015-10-29 | Delta Electronics Int L Singapore Pte Ltd | Package structure |
SG10201400396WA (en) * | 2014-03-05 | 2015-10-29 | Delta Electronics Int’L Singapore Pte Ltd | Package structure and stacked package module with the same |
US9368479B2 (en) * | 2014-03-07 | 2016-06-14 | Invensas Corporation | Thermal vias disposed in a substrate proximate to a well thereof |
US9449947B2 (en) * | 2014-07-01 | 2016-09-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package for thermal dissipation |
US10433424B2 (en) * | 2014-10-16 | 2019-10-01 | Cyntec Co., Ltd | Electronic module and the fabrication method thereof |
US9693445B2 (en) * | 2015-01-30 | 2017-06-27 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Printed circuit board with thermal via |
US9570381B2 (en) * | 2015-04-02 | 2017-02-14 | Advanced Semiconductor Engineering, Inc. | Semiconductor packages and related manufacturing methods |
JP6752553B2 (en) * | 2015-04-28 | 2020-09-09 | 新光電気工業株式会社 | Wiring board |
US20170018501A1 (en) * | 2015-07-14 | 2017-01-19 | Avago Technologies General Ip (Singapore) Pte. Ltd | Via structures for thermal dissipation |
EP3148300B1 (en) * | 2015-09-24 | 2023-07-26 | AT & S Austria Technologie & Systemtechnik Aktiengesellschaft | Connection system for electronic components |
KR102454892B1 (en) * | 2015-12-09 | 2022-10-14 | 삼성전자주식회사 | Semiconductor chip, semiconductor pacakge, and method for manufacturing the semiconductor chip |
US9824976B1 (en) * | 2016-08-16 | 2017-11-21 | Infineon Technologies Americas Corp. | Single-sided power device package |
US10666140B2 (en) * | 2016-08-22 | 2020-05-26 | Infineon Technologies Americas Corp. | Power converter with at least five electrical connections on a side |
US10177064B2 (en) * | 2016-08-26 | 2019-01-08 | Qorvo Us, Inc. | Air cavity package |
KR102591624B1 (en) * | 2016-10-31 | 2023-10-20 | 삼성전자주식회사 | Semiconductor packages |
US10347574B2 (en) * | 2017-09-28 | 2019-07-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated fan-out packages |
US10763239B2 (en) * | 2017-10-27 | 2020-09-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Multi-chip wafer level packages and methods of forming the same |
JP2019110201A (en) * | 2017-12-18 | 2019-07-04 | ルネサスエレクトロニクス株式会社 | Electronic device and electronic equipment |
KR102491103B1 (en) * | 2018-02-06 | 2023-01-20 | 삼성전자주식회사 | Semiconductor package and method of fabricating the same |
US10510686B2 (en) * | 2018-04-27 | 2019-12-17 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor package and manufacturing method thereof |
SG10201805356XA (en) * | 2018-06-21 | 2020-01-30 | Delta Electronics Int’L Singapore Pte Ltd | Package structure |
US11424197B2 (en) * | 2018-07-27 | 2022-08-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package, package structure with redistributing circuits and antenna elements and method of manufacturing the same |
-
2018
- 2018-11-20 US US16/197,351 patent/US20200161206A1/en not_active Abandoned
-
2019
- 2019-09-04 CN CN201910833308.7A patent/CN111199928A/en active Pending
-
2021
- 2021-02-11 US US17/174,209 patent/US20210166987A1/en active Pending
Patent Citations (97)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5875100A (en) * | 1996-05-31 | 1999-02-23 | Nec Corporation | High-density mounting method and structure for electronic circuit board |
US7226811B1 (en) * | 1998-06-10 | 2007-06-05 | Asat Ltd. | Process for fabricating a leadless plastic chip carrier |
US20010008305A1 (en) * | 1998-06-10 | 2001-07-19 | Asat Ltd. | Leadless plastic chip carrier with etch back pad singulation |
US7270867B1 (en) * | 1998-06-10 | 2007-09-18 | Asat Ltd. | Leadless plastic chip carrier |
US7247526B1 (en) * | 1998-06-10 | 2007-07-24 | Asat Ltd. | Process for fabricating an integrated circuit package |
US6359341B1 (en) * | 1999-01-21 | 2002-03-19 | Siliconware Precision Industries, Co., Ltd. | Ball grid array integrated circuit package structure |
US6709898B1 (en) * | 2000-10-04 | 2004-03-23 | Intel Corporation | Die-in-heat spreader microelectronic package |
US20030060172A1 (en) * | 2001-09-26 | 2003-03-27 | Akira Kuriyama | Radio frequency module |
US20030169575A1 (en) * | 2002-02-26 | 2003-09-11 | Kyocera Corporation | High frequency module |
US20050048759A1 (en) * | 2003-08-28 | 2005-03-03 | Phoenix Precision Technology Corporation | Method for fabricating thermally enhanced semiconductor device |
US7144517B1 (en) * | 2003-11-07 | 2006-12-05 | Amkor Technology, Inc. | Manufacturing method for leadframe and for semiconductor package using the leadframe |
US20060001152A1 (en) * | 2004-07-02 | 2006-01-05 | Phoenix Precision Technology Corporation | Direct connection multi-chip semiconductor element structure |
US20060263930A1 (en) * | 2005-05-23 | 2006-11-23 | Seiko Epson Corporation | Electronic substrate manufacturing method, semiconductor device manufacturing method, and electronic equipment manufacturing method |
US20070013042A1 (en) * | 2005-06-20 | 2007-01-18 | Nokia Corporation | Electronic module assembly with heat spreader |
US20070262452A1 (en) * | 2006-05-11 | 2007-11-15 | Shinko Electric Industries Co., Ltd., | Electronic component built-in substrate and method of manufacturing the same |
US20090302445A1 (en) * | 2008-06-09 | 2009-12-10 | Stats Chippac, Ltd. | Method and Apparatus for Thermally Enhanced Semiconductor Package |
US20110057713A1 (en) * | 2008-06-12 | 2011-03-10 | Kabushiki Kaisha Yaskawa Denki | Power module |
US20100044850A1 (en) * | 2008-08-21 | 2010-02-25 | Advanced Semiconductor Engineering, Inc. | Advanced quad flat non-leaded package structure and manufacturing method thereof |
US20110227208A1 (en) * | 2008-09-25 | 2011-09-22 | Ji Yun Kim | Structure and Manufacture Method For Multi-Row Lead Frame and Semiconductor Package |
US20110175213A1 (en) * | 2008-10-10 | 2011-07-21 | Kentaro Mori | Semiconductor device and manufacturing method thereof |
US20100213589A1 (en) * | 2009-02-20 | 2010-08-26 | Tung-Hsien Hsieh | Multi-chip package |
US7858443B2 (en) * | 2009-03-09 | 2010-12-28 | Utac Hong Kong Limited | Leadless integrated circuit package having standoff contacts and die attach pad |
US20110140254A1 (en) * | 2009-12-15 | 2011-06-16 | Silicon Storage Technology, Inc. | Panel Based Lead Frame Packaging Method And Device |
US20110148545A1 (en) * | 2009-12-18 | 2011-06-23 | Choudhury Dobabani | Apparatus and method for embedding components in small-form-factor, system-on-packages |
US8241956B2 (en) * | 2010-03-08 | 2012-08-14 | Stats Chippac, Ltd. | Semiconductor device and method of forming wafer level multi-row etched lead package |
US20130127037A1 (en) * | 2010-03-31 | 2013-05-23 | Nec Corporation | Semiconductor device built-in substrate |
US9269691B2 (en) * | 2010-05-26 | 2016-02-23 | Stats Chippac, Ltd. | Semiconductor device and method of making an embedded wafer level ball grid array (EWLB) package on package (POP) device with a slotted metal carrier interposer |
US9064859B2 (en) * | 2010-05-26 | 2015-06-23 | Stats Chippac, Ltd. | Semiconductor device and method of forming conductive posts and heat sink over semiconductor die using leadframe |
US20120038034A1 (en) * | 2010-08-10 | 2012-02-16 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming Vertical Interconnect in FO-WLCSP Using Leadframe Disposed Between Semiconductor Die |
US20120326286A1 (en) * | 2011-06-23 | 2012-12-27 | Zigmund Ramirez Camacho | Integrated circuit packaging system with wafer level reconfigured multichip packaging system and method of manufacture thereof |
US20130025839A1 (en) * | 2011-07-25 | 2013-01-31 | Endicott Interconnect Technologies, Inc. | Thermal substrate |
US20130056871A1 (en) * | 2011-09-02 | 2013-03-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thermally Enhanced Structure for Multi-Chip Device |
US20130069222A1 (en) * | 2011-09-16 | 2013-03-21 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming a Reconfigured Stackable Wafer Level Package with Vertical Interconnect |
US20130105966A1 (en) * | 2011-10-26 | 2013-05-02 | Maxim Integrated Products, Inc. | Three-dimensional chip-to-wafer integration |
US20150348934A1 (en) * | 2011-12-30 | 2015-12-03 | Beijing University Of Technology | Package in Package (PiP) Electronic Device and Manufacturing Method thereof |
US20140302640A1 (en) * | 2011-12-30 | 2014-10-09 | Beijing University Of Technology | FCoC (Flip Chip on Chip) Package and Manufacturing Method thereof |
US20130207255A1 (en) * | 2012-02-15 | 2013-08-15 | Alan J. Magnus | Semiconductor device package having backside contact and method for manufacturing |
US20130256900A1 (en) * | 2012-03-27 | 2013-10-03 | Paul Alan McConnelee | Ultrathin buried die module and method of manufacturing thereof |
US20130307113A1 (en) * | 2012-05-17 | 2013-11-21 | Shinko Electric Industries Co., Ltd. | Semiconductor device |
US20140126156A1 (en) * | 2012-11-05 | 2014-05-08 | Taiyo Yuden Co., Ltd. | Circuit module |
US20140133117A1 (en) * | 2012-11-12 | 2014-05-15 | Taiyo Yuden Co., Ltd. | High frequency circuit module |
US20140175624A1 (en) * | 2012-12-20 | 2014-06-26 | Infineon Technologies Ag | Method for manufacturing a chip arrangement, and chip arrangement |
US20160133558A1 (en) * | 2013-06-11 | 2016-05-12 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Power Module |
US20150084207A1 (en) * | 2013-09-26 | 2015-03-26 | General Electric Company | Embedded semiconductor device package and method of manufacturing thereof |
US20150108635A1 (en) * | 2013-10-23 | 2015-04-23 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure and manufacturing method thereof |
US20150235935A1 (en) * | 2014-02-19 | 2015-08-20 | Bridge Semiconductor Corporation | Semiconducor device and method of manufacturing the same |
US20150255418A1 (en) * | 2014-03-04 | 2015-09-10 | General Electric Company | Ultra-thin embedded semiconductor device package and method of manufacturing thereof |
US20190182997A1 (en) * | 2014-03-07 | 2019-06-13 | Bridge Semiconductor Corp. | Leadframe substrate having modulator and crack inhibiting structure and flip chip assembly using the same |
US20150348916A1 (en) * | 2014-05-30 | 2015-12-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Ring structures in device die |
US20170208677A1 (en) * | 2014-09-30 | 2017-07-20 | Murata Manufacturing Co., Ltd. | Multilayer substrate |
US20180261535A1 (en) * | 2014-12-15 | 2018-09-13 | Bridge Semiconductor Corp. | Method of making wiring board with dual routing circuitries integrated with leadframe |
US20180204802A1 (en) * | 2014-12-15 | 2018-07-19 | Bridge Semiconductor Corp. | Wiring board having component integrated with leadframe and method of making the same |
US20160172274A1 (en) * | 2014-12-16 | 2016-06-16 | Qualcomm Incorporated | System, apparatus, and method for semiconductor package grounds |
US20160190108A1 (en) * | 2014-12-30 | 2016-06-30 | Nepes Co., Ltd. | Semiconductor package and manufacturing method thereof |
US20160233140A1 (en) * | 2015-02-10 | 2016-08-11 | Delta Electronics Int'l (Singapore) Pte Ltd | Package structure |
US20160233292A1 (en) * | 2015-02-10 | 2016-08-11 | Advanced Semiconductor Engineering, Inc. | Semiconductor package structure and semiconductor manufacturing process |
US20160300782A1 (en) * | 2015-04-13 | 2016-10-13 | Advanced Semiconductor Engineering, Inc. | Semiconductor package structure and method for manufacturing the same |
US20170040266A1 (en) * | 2015-05-05 | 2017-02-09 | Mediatek Inc. | Fan-out package structure including antenna |
US20160352246A1 (en) * | 2015-05-29 | 2016-12-01 | Delta Electronics Int'l (Singapore) Pte Ltd | Power module |
US20170018478A1 (en) * | 2015-07-14 | 2017-01-19 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Via structures for thermal dissipation |
US20170047308A1 (en) * | 2015-08-12 | 2017-02-16 | Semtech Corporation | Semiconductor Device and Method of Forming Inverted Pyramid Cavity Semiconductor Package |
US20170062360A1 (en) * | 2015-08-28 | 2017-03-02 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and manufacturing method thereof |
US20170148746A1 (en) * | 2015-11-19 | 2017-05-25 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package |
US20170194233A1 (en) * | 2015-12-31 | 2017-07-06 | Texas Instruments Incorporated | Integrated circuit chip with a vertical connector |
US20170207197A1 (en) * | 2016-01-19 | 2017-07-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Devices, packaged semiconductor devices, and semiconductor device packaging methods |
US10186502B1 (en) * | 2016-05-30 | 2019-01-22 | X-Fab Semiconductor Foundries Gmbh | Integrated circuit having a component provided by transfer print and method for making the integrated circuit |
US20170365543A1 (en) * | 2016-06-15 | 2017-12-21 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package |
US9812426B1 (en) * | 2016-06-29 | 2017-11-07 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated fan-out package, semiconductor device, and method of fabricating the same |
US20180019178A1 (en) * | 2016-07-12 | 2018-01-18 | Industrial Technology Research Institute | Chip packaging and composite system board |
US20190267336A1 (en) * | 2016-09-23 | 2019-08-29 | Intel Corporation | Die with embedded communication cavity |
US10700035B2 (en) * | 2016-11-04 | 2020-06-30 | General Electric Company | Stacked electronics package and method of manufacturing thereof |
US20180130761A1 (en) * | 2016-11-09 | 2018-05-10 | Samsung Electro-Mechanics Co., Ltd. | Semiconductor package, manufacturing method thereof, and electronic element module using the same |
US20180151466A1 (en) * | 2016-11-29 | 2018-05-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Heat transfer structures and methods for ic packages |
US20180352658A1 (en) * | 2017-06-02 | 2018-12-06 | Subtron Technology Co., Ltd. | Component embedded package carrier and manufacturing method thereof |
US20180350747A1 (en) * | 2017-06-05 | 2018-12-06 | Samsung Electro-Mechanics Co., Ltd. | Fan-out semiconductor device |
US10157888B1 (en) * | 2017-06-20 | 2018-12-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated fan-out packages and methods of forming the same |
US20190006283A1 (en) * | 2017-06-30 | 2019-01-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Package and Method |
US20190035759A1 (en) * | 2017-07-27 | 2019-01-31 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated fan-out package and method of fabricating the same |
US20190067207A1 (en) * | 2017-08-30 | 2019-02-28 | Advanced Semiconductor Engineering, Inc. | Semiconductor package structure, semiconductor device and method for manufacturing the same |
US20190103335A1 (en) * | 2017-10-03 | 2019-04-04 | Shinko Electric Industries Co., Ltd. | Electronic component-embedded board |
US20190115287A1 (en) * | 2017-10-12 | 2019-04-18 | Stmicroelectronics S.R.L. | Method of manufacturing semiconductor devices, corresponding device and circuit |
US20190122969A1 (en) * | 2017-10-20 | 2019-04-25 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method of manufacturing the same |
US20190131283A1 (en) * | 2017-10-27 | 2019-05-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package structure and manufacturing method thereof |
US20190131252A1 (en) * | 2017-11-01 | 2019-05-02 | Samsung Electro-Mechanics Co., Ltd. | Fan-out semiconductor package |
US20190148262A1 (en) * | 2017-11-15 | 2019-05-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated Fan-Out Packages and Methods of Forming the Same |
US20190164871A1 (en) * | 2017-11-28 | 2019-05-30 | Advanced Semiconductor Engineering, Inc. | Semiconductor package structure having a heat dissipation structure |
US20190164862A1 (en) * | 2017-11-29 | 2019-05-30 | Samsung Electro-Mechanics Co., Ltd. | Fan-out semiconductor package |
US20190164783A1 (en) * | 2017-11-30 | 2019-05-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated fan-out packages and methods of forming the same |
US20190287938A1 (en) * | 2018-03-13 | 2019-09-19 | Samsung Electronics Co., Ltd. | Fan-out component package |
US10424573B1 (en) * | 2018-03-27 | 2019-09-24 | Delta Electronics Int'l (Singapore) Pte Ltd | Packaging process |
US20200006196A1 (en) * | 2018-06-29 | 2020-01-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor packages |
US20200043853A1 (en) * | 2018-07-31 | 2020-02-06 | Samsung Electronics Co., Ltd. | Semiconductor package including interposer |
US20200075571A1 (en) * | 2018-09-05 | 2020-03-05 | Advanced Semiconductor Engineering, Inc. | Semiconductor device package and method of manufacturing the same |
US20200135669A1 (en) * | 2018-10-25 | 2020-04-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semicondcutor package and manufacturing method of semicondcutor package |
US20200135671A1 (en) * | 2018-10-26 | 2020-04-30 | Sj Semiconductor (Jiangyin) Corporation | Fan-out antenna packaging structure and packaging method |
US20200144237A1 (en) * | 2018-11-05 | 2020-05-07 | Samsung Electronics Co., Ltd. | Semiconductor package |
US20200144173A1 (en) * | 2018-11-06 | 2020-05-07 | Samsung Electronics Co., Ltd. | Semiconductor package |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11646241B2 (en) * | 2019-02-26 | 2023-05-09 | Samsung Electronics Co., Ltd. | Semiconductor package |
US20200411418A1 (en) * | 2019-06-27 | 2020-12-31 | Texas Instruments Incorporated | Semiconductor package structures for broadband rf signal chain |
US20210305191A1 (en) * | 2020-03-24 | 2021-09-30 | Stmicroelectronics S.R.L. | Method of manufacturing semiconductor devices and corresponding semiconductor device |
US11626379B2 (en) * | 2020-03-24 | 2023-04-11 | Stmicroelectronics S.R.L. | Method of manufacturing semiconductor devices and corresponding semiconductor device |
EP3979307A3 (en) * | 2020-09-10 | 2022-07-06 | Rockwell Collins, Inc. | Reconstituted wafer including mold material with recessed conductive feature |
US11515225B2 (en) | 2020-09-10 | 2022-11-29 | Rockwell Collins, Inc. | Reconstituted wafer including mold material with recessed conductive feature |
US20220199564A1 (en) * | 2020-12-17 | 2022-06-23 | Stmicroelectronics S.R.L. | Chip-on-lead semiconductor device, and corresponding method of manufacturing chip-on-lead semiconductor devices |
US11887959B2 (en) * | 2020-12-17 | 2024-01-30 | Stmicroelectronics S.R.L. | Chip-on-lead semiconductor device, and corresponding method of manufacturing chip-on-lead semiconductor devices |
US20220223491A1 (en) * | 2021-01-13 | 2022-07-14 | Mediatek Inc. | Semiconductor package structure |
US11908767B2 (en) * | 2021-01-13 | 2024-02-20 | Mediatek Inc. | Semiconductor package structure |
Also Published As
Publication number | Publication date |
---|---|
US20210166987A1 (en) | 2021-06-03 |
CN111199928A (en) | 2020-05-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20210166987A1 (en) | Semiconductor package structure and semiconductor manufacturing process | |
US10453802B2 (en) | Semiconductor package structure, semiconductor device and method for manufacturing the same | |
US10840219B2 (en) | Semiconductor package structure and method for manufacturing the same | |
US10186467B2 (en) | Semiconductor package device and method of manufacturing the same | |
US11276620B2 (en) | Package structure and method for manufacturing the same | |
US20210159188A1 (en) | Package structure and method for manufacturing the same | |
US9953931B1 (en) | Semiconductor device package and a method of manufacturing the same | |
US10840165B2 (en) | Electronics package with improved thermal performance | |
US11894340B2 (en) | Package structure and method for manufacturing the same | |
US20240021540A1 (en) | Package structure, assembly structure and method for manufacturing the same | |
US20210066156A1 (en) | Stacked structure and method for manufacturing the same | |
US20200279814A1 (en) | Wiring structure and method for manufacturing the same | |
US11227823B2 (en) | Wiring structure | |
US11152529B2 (en) | Semicondutor package structures and methods of manufacturing the same | |
US20220093528A1 (en) | Package structure and method for manufacturing the same | |
TW201804588A (en) | Semiconductor device and manufacturing method thereof | |
US11521939B2 (en) | Semiconductor device structure having stiffener with two or more contact points for heat dissipating element | |
CN110634814A (en) | Semiconductor package device and method of manufacturing the same | |
US11410934B2 (en) | Substrate and semiconductor device package and method for manufacturing the same | |
US20230042800A1 (en) | Electronic package and method of forming the same | |
US11610834B2 (en) | Leadframe including conductive pillar over land of conductive layer | |
US11948852B2 (en) | Semiconductor device package | |
US11069605B2 (en) | Wiring structure having low and high density stacked structures | |
US20230420418A1 (en) | Electronic devices | |
TWI714195B (en) | System-level semiconductor double-sided packaging circuit board with thermal stress resistance and manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: FINAL REJECTION MAILED |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |