CN1021998C - 半导体存储器件 - Google Patents

半导体存储器件 Download PDF

Info

Publication number
CN1021998C
CN1021998C CN90106779A CN90106779A CN1021998C CN 1021998 C CN1021998 C CN 1021998C CN 90106779 A CN90106779 A CN 90106779A CN 90106779 A CN90106779 A CN 90106779A CN 1021998 C CN1021998 C CN 1021998C
Authority
CN
China
Prior art keywords
column
lines
redundant
columns
sets
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN90106779A
Other languages
English (en)
Chinese (zh)
Other versions
CN1053143A (zh
Inventor
崔勲
徐东一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of CN1053143A publication Critical patent/CN1053143A/zh
Application granted granted Critical
Publication of CN1021998C publication Critical patent/CN1021998C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/24—Accessing extra cells, e.g. dummy cells or redundant cells
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/30—Accessing single arrays
    • G11C29/34—Accessing multiple bits simultaneously
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices

Landscapes

  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Dram (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
CN90106779A 1989-12-29 1990-07-31 半导体存储器件 Expired - Fee Related CN1021998C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1019890020103A KR920009059B1 (ko) 1989-12-29 1989-12-29 반도체 메모리 장치의 병렬 테스트 방법
KR20103/89 1989-12-29

Publications (2)

Publication Number Publication Date
CN1053143A CN1053143A (zh) 1991-07-17
CN1021998C true CN1021998C (zh) 1993-09-01

Family

ID=19294144

Family Applications (1)

Application Number Title Priority Date Filing Date
CN90106779A Expired - Fee Related CN1021998C (zh) 1989-12-29 1990-07-31 半导体存储器件

Country Status (8)

Country Link
US (1) US5299161A (enExample)
JP (1) JP3026991B2 (enExample)
KR (1) KR920009059B1 (enExample)
CN (1) CN1021998C (enExample)
DE (1) DE4006285A1 (enExample)
FR (1) FR2656729B1 (enExample)
GB (1) GB2239534B (enExample)
IT (1) IT1241522B (enExample)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2838425B2 (ja) * 1990-01-08 1998-12-16 三菱電機株式会社 半導体記憶装置
KR960001307B1 (ko) * 1990-10-02 1996-01-25 가부시기가이샤 도오시바 메모리의 테스트방법
JPH05166396A (ja) * 1991-12-12 1993-07-02 Mitsubishi Electric Corp 半導体メモリ装置
JPH0636560A (ja) * 1992-07-21 1994-02-10 Mitsubishi Electric Corp 半導体記憶装置
JP2870320B2 (ja) * 1992-09-29 1999-03-17 日本電気株式会社 半導体メモリ回路
FR2699301B1 (fr) * 1992-12-16 1995-02-10 Sgs Thomson Microelectronics Procédé de traitement d'éléments défectueux dans une mémoire.
JPH06275693A (ja) * 1993-03-20 1994-09-30 Hitachi Ltd ダイナミック型ｒａｍ
US5488711A (en) * 1993-04-01 1996-01-30 Microchip Technology Incorporated Serial EEPROM device and associated method for reducing data load time using a page mode write cache
KR960006271B1 (ko) * 1993-08-14 1996-05-13 삼성전자주식회사 고속동작을 위한 입출력라인구동방식을 가지는 반도체메모리장치
JP3351595B2 (ja) * 1993-12-22 2002-11-25 株式会社日立製作所 半導体メモリ装置
US5530674A (en) * 1994-04-29 1996-06-25 Sgs-Thomson Microelectronics, Inc. Structure capable of simultaneously testing redundant and non-redundant memory elements during stress testing of an integrated circuit memory device
KR960005625A (ko) * 1994-07-27 1996-02-23 김광호 테스트타임이 단축되는 반도체메모리장치 및 이를 위한 컬럼선택트랜지스터 제어방법
US5841709A (en) * 1995-12-29 1998-11-24 Stmicroelectronics, Inc. Memory having and method for testing redundant memory cells
KR100224774B1 (ko) * 1996-06-29 1999-10-15 김영환 반도체 메모리 장치의 컬럼 리던던시 회로
JPH117792A (ja) * 1997-06-19 1999-01-12 Mitsubishi Electric Corp 半導体記憶装置
KR100281284B1 (ko) * 1998-06-29 2001-02-01 김영환 컬럼 리던던시 회로
US6745354B2 (en) * 2000-02-02 2004-06-01 Broadcom Corporation Memory redundancy implementation
KR100640575B1 (ko) * 2000-12-18 2006-10-31 삼성전자주식회사 디지털 신호를 아날로그 신호로 변환시키는 변환기에서결함이 있는 스위치들을 검출하는 테스트시간을감소시키는 디코더
US6915467B2 (en) * 2001-12-11 2005-07-05 International Business Machines Corporation System and method for testing a column redundancy of an integrated circuit memory
JP4952137B2 (ja) * 2006-08-17 2012-06-13 富士通セミコンダクター株式会社 半導体メモリおよびシステム
CN102436841B (zh) * 2011-11-24 2016-04-06 上海华虹宏力半导体制造有限公司 存储器及其冗余替代方法
CN102522108B (zh) * 2011-12-22 2016-04-06 上海华虹宏力半导体制造有限公司 存储器的冗余替代方法

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3643236A (en) * 1969-12-19 1972-02-15 Ibm Storage having a plurality of simultaneously accessible locations
US4491937A (en) * 1982-02-25 1985-01-01 Trw Inc. Multiport register file
JPH0670880B2 (ja) * 1983-01-21 1994-09-07 株式会社日立マイコンシステム 半導体記憶装置
US4599709A (en) * 1984-02-17 1986-07-08 At&T Bell Laboratories Byte organized static memory
US4670878A (en) * 1984-08-14 1987-06-02 Texas Instruments Incorporated Column shift circuitry for high speed testing of semiconductor memory devices
US4654849B1 (en) * 1984-08-31 1999-06-22 Texas Instruments Inc High speed concurrent testing of dynamic read/write memory array
ATE53261T1 (de) * 1985-03-26 1990-06-15 Siemens Ag Verfahren zum betreiben eines halbleiterspeichers mit integrierter paralleltestmoeglichkeit und auswerteschaltung zur durchfuehrung des verfahrens.
JPS6246497A (ja) * 1985-08-23 1987-02-28 Hitachi Ltd 半導体記憶装置
JPS63898A (ja) * 1986-06-19 1988-01-05 Fujitsu Ltd 半導体記憶装置
EP0253161B1 (en) * 1986-06-25 1991-10-16 Nec Corporation Testing circuit for random access memory device
KR890003691B1 (ko) * 1986-08-22 1989-09-30 삼성전자 주식회사 블럭 열 리던던씨 회로
JPH0828115B2 (ja) * 1986-11-10 1996-03-21 日本電気株式会社 半導体メモリ装置
JPS63184995A (ja) * 1987-01-28 1988-07-30 Nec Corp ランダムアクセスメモリ装置
JPS63244400A (ja) * 1987-03-16 1988-10-11 シーメンス・アクチエンゲゼルシヤフト メモリセルの検査回路装置および方法
JP2603206B2 (ja) * 1987-03-16 1997-04-23 シーメンス、アクチエンゲゼルシヤフト 多段集積デコーダ装置
JP2603205B2 (ja) * 1987-03-16 1997-04-23 シーメンス、アクチエンゲゼルシヤフト 多段集積デコーダ装置
JPS6387695A (ja) * 1987-04-24 1988-04-18 Mitsubishi Electric Corp メモリ回路
JPH01109599A (ja) * 1987-10-22 1989-04-26 Nec Corp 書込み・消去可能な半導体記憶装置
KR910005306B1 (ko) * 1988-12-31 1991-07-24 삼성전자 주식회사 고밀도 메모리의 테스트를 위한 병렬리드회로
KR920001081B1 (ko) * 1989-06-10 1992-02-01 삼성전자 주식회사 램 테스트시 고속기록회로

Also Published As

Publication number Publication date
CN1053143A (zh) 1991-07-17
JPH03203100A (ja) 1991-09-04
IT9048187A0 (it) 1990-07-31
GB9004468D0 (en) 1990-04-25
DE4006285A1 (de) 1991-07-11
DE4006285C2 (enExample) 1992-05-14
JP3026991B2 (ja) 2000-03-27
KR910013287A (ko) 1991-08-08
IT1241522B (it) 1994-01-17
FR2656729B1 (fr) 1996-09-20
FR2656729A1 (fr) 1991-07-05
KR920009059B1 (ko) 1992-10-13
GB2239534A (en) 1991-07-03
US5299161A (en) 1994-03-29
GB2239534B (en) 1993-12-01
IT9048187A1 (it) 1992-01-31

Similar Documents

Publication Publication Date Title
CN1021998C (zh) 半导体存储器件
CN1236452C (zh) 铁电存储器及其操作方法
CN1283005C (zh) 半导体存储设备
US5617364A (en) Semiconductor memory device
JP3272888B2 (ja) 半導体記憶装置
CN1099117C (zh) 用来获得高带宽的半导体存储器件及其信号线的排列方法
CN1096080C (zh) 具有双字线结构的半导体存储器件
JPS59229787A (ja) Ｍｏｓｆｅｔ集積回路チツプ
JPH10106279A (ja) 不揮発性半導体メモリ装置
US6538952B2 (en) Random access memory with divided memory banks and data read/write architecture therefor
US6307800B1 (en) Circuits and method for multi-level data through a single input/output pin
US5808500A (en) Block architecture semiconductor memory array utilizing non-inverting pass gate local wordline driver
JPH08279602A (ja) 半導体メモリ装置
CN1113348A (zh) 带应力电路的半导体集成电路及其应力电压的供给方法
KR100277268B1 (ko) 반도체 메모리장치
CN1200544A (zh) 一种高效替换备用存储单元阵列的半导体器件
JP2000150820A (ja) 半導体記憶装置
CN1143251A (zh) 有用改进位线预充电系统的分层位线结构的半导体存储器
CN1252730C (zh) 具有测试压缩功能的存储电路
CN1822208A (zh) 开放位线结构的全强度可测试存储器设备及其测试方法
US6072713A (en) Data storage circuit using shared bit line and method therefor
CN1542851A (zh) 行冗余熔丝闩锁电路技术
CN1421861A (zh) 高性能半导体存储设备
CN1137490C (zh) 铁电存储器装置
CN1184315A (zh) 能够降低预充电功耗的静态半导体存贮器件

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C15 Extension of patent right duration from 15 to 20 years for appl. with date before 31.12.1992 and still valid on 11.12.2001 (patent law change 1993)
OR01 Other related matters
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 19930901

Termination date: 20090831