CN102130094A - 集成电路芯片 - Google Patents

集成电路芯片 Download PDF

Info

Publication number
CN102130094A
CN102130094A CN2010105978667A CN201010597866A CN102130094A CN 102130094 A CN102130094 A CN 102130094A CN 2010105978667 A CN2010105978667 A CN 2010105978667A CN 201010597866 A CN201010597866 A CN 201010597866A CN 102130094 A CN102130094 A CN 102130094A
Authority
CN
China
Prior art keywords
pad
layer
integrated circuit
top layer
thickness
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2010105978667A
Other languages
English (en)
Other versions
CN102130094B (zh
Inventor
黄裕华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
MediaTek Inc
Original Assignee
MediaTek Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by MediaTek Inc filed Critical MediaTek Inc
Publication of CN102130094A publication Critical patent/CN102130094A/zh
Application granted granted Critical
Publication of CN102130094B publication Critical patent/CN102130094B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5227—Inductive arrangements or effects of, or between, wiring layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
    • H01L2224/02165—Reinforcing structures
    • H01L2224/02166—Collar structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05075—Plural internal layers
    • H01L2224/0508—Plural internal layers being stacked
    • H01L2224/05085—Plural internal layers being stacked with additional elements, e.g. vias arrays, interposed between the stacked layers
    • H01L2224/05089—Disposition of the additional element
    • H01L2224/05093—Disposition of the additional element of a plurality of vias
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05075—Plural internal layers
    • H01L2224/0508—Plural internal layers being stacked
    • H01L2224/05085—Plural internal layers being stacked with additional elements, e.g. vias arrays, interposed between the stacked layers
    • H01L2224/05089—Disposition of the additional element
    • H01L2224/05093—Disposition of the additional element of a plurality of vias
    • H01L2224/05095—Disposition of the additional element of a plurality of vias at the periphery of the internal layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05556—Shape in side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05556—Shape in side view
    • H01L2224/05557—Shape in side view comprising protrusions or indentations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01019—Potassium [K]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01023—Vanadium [V]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01025—Manganese [Mn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01032—Germanium [Ge]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

本发明提供一种集成电路芯片。所述集成电路芯片包含衬底、顶层金属层及焊盘。顶层金属层位于衬底上方；焊盘位于顶层金属层中；其中焊盘的厚度比顶层金属层的厚度小。本发明的集成电路芯片的结构可避免焊盘变形或开裂。

Description

集成电路芯片
技术领域
本发明有关于集成电路芯片的焊盘(pad)结构，且特别有关于改进的线接合(wire-bonding)焊盘结构及具有该线接合焊盘结构的集成电路芯片，该集成电路芯片可在线接合期间避免焊盘变形(pad deformation)或开裂。
背景技术
目前，业界存在对于具有多功能及高性能的小型且较廉价电子产品的迫切需求。电路设计的主流趋势是将尽可能多的电路组件整合至集成电路中，从而降低每片晶片的成本。
集成电路是通过在硅晶片的表面形成半导体器件而制造的。器件之间形成多层互连(multi-level interconnection)，用来与各主动器件接触并将各器件线连接在一起以创建所需电路。导线层(wiring layer)是在器件上沉积绝缘层(dielectriclayer)，在该层内成型(patterning)并刻蚀(etching)接触窗开口(contact opening)，随后在开口内沉积导体材料(conductive material)而形成的。导体层(conductive layer)应用于绝缘层之上并被图型化(patterned)，以在器件接触点之间形成导线互连(wiring interconnection)，从而创建基本电路(basic circuitry)的首层。所述电路随后通过利用额外的导线层而进一步互连，而所述额外的导线层位于具有导电通孔(conductive via)的额外的绝缘层上。根据整体集成电路的复杂度，可使用数层导线互连。在顶层，导线终止于金属焊盘，而芯片的外部导线连接则接合至所述金属焊盘。
在某些情况下，具有导线的顶层可为厚铝层。金属焊盘(例如线接合(wire-bonding))及RF器件(例如集成电感器(integrated inductor)、金属-氧化物-金属电容器、电阻器或重新分布层(redistribution layer，简称为RDL))可同时在厚铝层中形成。然而，由于线接合期间施加于其上的压力，厚铝层可导致焊盘变形。变形的接合焊盘也可能在覆盖接合焊盘外缘的钝化层(passivation layer)内造成破裂缺陷(fracture defect)，以及潜在的焊盘至焊盘的桥接(pad-to-pad bridging)。通常，上述问题可采用增大每一焊盘、焊盘开口及/或两焊盘之间的空间尺寸来处理。然而，增大每一焊盘、焊盘开口及焊盘间距(pad pitch)的尺寸将导致芯片尺寸及成本的增加。
发明内容
有鉴于此，特提供以下技术方案：
本发明实施例提供一种集成电路芯片的实施例，集成电路芯片包含衬底、顶层金属层及焊盘。顶层金属层位于衬底上方；焊盘位于顶层金属层中；其中焊盘的厚度比顶层金属层的厚度小。
本发明实施例另提供一种集成电路芯片的实施例，集成电路芯片包含衬底、至少一金属间绝缘层、顶层金属层、焊盘及钝化层。至少一金属间绝缘层位于衬底上方；顶层金属层位于金属间绝缘层上方；焊盘位于顶层金属层中，包含较薄中心部分及环绕较薄中心部分的较厚外缘部分；钝化层覆盖较厚外缘部分。
本发明实施例另提供一种集成电路芯片的实施例，集成电路芯片包含衬底、顶层金属层及至少一碗状焊盘。顶层金属层位于衬底上方；至少一碗状焊盘位于顶层金属层中。
以上所述的集成电路芯片提供了一种新型接合垫结构，从而避免了接合焊盘变形或开裂。
附图说明
图1是依据本发明实施例的集成电路芯片的一部分的横截面示意图。
图2是依据本发明另一实施例的集成电路芯片的一部分的横截面的示意图。
图3是依据本发明又一实施例的集成电路芯片的一部分的横截面的示意图。
具体实施方式
在说明书及权利要求书当中使用了某些词汇来指称特定的组件。所属领域中的技术人员应可理解，制造商可能会用不同的名词来称呼同样的组件。本说明书及权利要求书并不以名称的差异来作为区分组件的方式，而是以组件在功能上的差异来作为区分的基准。在通篇说明书及权利要求书当中所提及的“包含”是开放式的用语，故应解释成“包含但不限定于”。另外，“耦接”一词在此包含任何直接及间接的电气连接手段。因此，若文中描述第一装置耦接于第二装置，则代表第一装置可直接电气连接于第二装置，或透过其它装置或连接手段间接地电气连接至第二装置。
以下将结合附图来说明本发明的实施例。在说明书以及附图中，符号“Mn”代表制作于集成电路芯片中的顶层(topmost level)金属层，例如铝重新分布层，而“Mn-1”代表比顶层金属层低一层的金属层，并依此类推，其中，优选地，n介于2到10之间(n＝2-10)，但并非仅限于此。符号“V”代表连接两邻近金属层的通孔(via plug)。举例而言，V5代表将M5互连至M6的通孔。
请参考图1，图1是根据本发明一个实施例的集成电路芯片1的一部分的横截面的示意图。应可理解，图1中的层或者元件并非依据实际尺寸画出，且被修改以使其更清楚。集成电路芯片1可包含用于合并RF器件的顶层金属层Mn的RF集成电路，例如电感器或者适合于RF电路的任何其他器件。用于RF器件的顶层金属层Mn可为铝层、铜层(copper layer)或者铜合金层(copper alloylayer)，其中铝层为优选方案。
顶层金属层可降低寄生损耗(parasitic loss)，从而改善RF集成电路的品质因数(quality factor)Q。在本实施例中，顶层金属层的厚度不小于0.5微米(micrometer)。在某些实施例中，顶层金属层可具有不小于1.0微米的厚度。在另一些实施例中，顶层金属层可具有不小于3.0微米的厚度。
如图1所示，集成电路芯片1包含衬底10，例如硅衬底。衬底10可为任何适合的半导体衬底，例如硅锗(SiGe)衬底或者硅晶绝缘体(Silicon on Insulator，SOI)衬底。基本层12形成于衬底10上，且包含但不限于器件层，例如金氧半(MOS)或者双极型器件，以及至少一层间绝缘(inter-layer dielectric，ILD)层。为简洁起见，基本层12内包含导线及接触/通孔的互连未画出。多个金属间绝缘(inter-metal dielectric，IMD)层14、16、18及20被提供于基本层12之上。多个IMD层14、16、18及20中的每一个可包含但不限于氧化硅(silicon oxide)、氮化硅(silicon nitride)、碳化硅(silicon carbide)、氮氧化硅(silicon oxy-nitride)、低介电常数或者超低介电常数(ultra low-k，ULK)材料(例如有机(例如，芳香族碳氢化合物(SiLK))或者无机(例如，含氢的硅酸盐(HSQ))材料)，或者上述材料的任意组合。钝化层22位于IMD层20的至少一部分之上。钝化层22可为氧化硅、氮化硅、碳化硅、氮氧化硅、聚酰亚胺(polyimide)或者上述材料的任意组合或者类似物质。根据本实施例，钝化层22具有0.5至6.0微米的厚度，但并不仅限于此。
金属互连40，例如Mn-2、Vn-2及Mn-1，可被分别制造于对应的IMD层14、16及18内。RF器件，例如可包含第一绕组(winding)24及邻近于第一绕组24的第二绕组26的电感器200，被制造于位于集成电路芯片1的电感器形成区101内的顶层金属层Mn内。根据本发明的实施例，顶层金属层Mn具有不小于0.5微米的厚度h。在某些实施例中，顶层金属层具有不小于1.0微米的厚度。在另一些实施例中，顶层金属层具有不小于3.0微米的厚度。电感器200的第一绕组24与第二绕组26的侧壁(sidewall)与顶面(top surface)可被钝化层22覆盖。尽管本实施例以电感器为例，但本发明并不仅限于此。应可理解，其他RF器件，例如MOM电容器或者电阻器可于顶层金属层Mn形成。进一步，顶层金属层Mn可用于形成重新分布层。
根据本发明的实施例，金属层Mn-1可由铝制成，其中至少一接合焊盘118形成于金属层Mn-1内，而金属层Mn-2可由传统的铜镶嵌(damascene)方式形成，例如单镶嵌(single damascene)方式或者双镶嵌(dual damascene)方式。例如，金属层Mn-2可由单镶嵌方式形成，而金属层Mn-1及积分通孔层(integral via pluglayer)Vn-2可由传统的铝工艺形成。此外，Mn-2可由铝形成。如本领域中技术人员所了解，铜镶嵌方式提供一种不需要干法刻蚀(dry etch)铜而形成耦接至积分通孔的导线的解决方案。单镶嵌或者双镶嵌结构可用于连接器件及/或集成电路的导线。
集成电路芯片1包含接合焊盘形成区102。至少一接合焊盘118形成于接合焊盘形成区102之内的金属层Mn-1中。金属层Mn-1可比顶层金属层Mn薄。例如，金属层Mn-1可具有约0.2-1微米的厚度。开口202形成于钝化层22及IMD层20中以暴露出接合焊盘118的上表面(top surface)的至少一部分，使得接合线30可在封装组装阶段(package assembly stage)附着至接合焊盘118。开口202可具有约0.8-6.0微米的深度d。根据本发明的实施例，接合焊盘118优选地为铝焊盘，但并不限于此。
可选地，支撑结构114及116可被形成于接合焊盘118之下。支撑结构114及116可为任何合适的形状及组态(configuration)，以在导线接合期间为接合焊盘118提供足够的机械支撑。例如，支撑结构114可为制造于金属层Mn-2内的仿真金属板(dummy metal plate)，而支撑结构116可为多个通孔，用于连接支撑结构114与接合焊盘118。此外，接合焊盘118下的区域112之内可形成主动电路(active circuit)、电路元件或互连(未画出)。
图2是依据本发明另一实施例的集成电路芯片1a的一部分的横截面的示意图，其中相似的标号表示相似的层、区域或者元件。应可理解，图2的层或者元件并非依据实际尺寸画出，且被修改以使其更清楚。如图2所示，类似地，集成电路芯片1a包含衬底10。基本层12以及多个IMD层14、16、18及20，被提供于衬底10之上。多个IMD层14、16、18及20中的每一个可包含(但不限于)氧化硅、氮化硅、碳化硅、氮氧化硅、低介电常数或者超低介电常数材料(例如有机(例如，SiLK)或者无机(例如，HSQ)材料)，或者上述材料的任意组合。钝化层22位于IMD层20的至少一部分之上。钝化层22可为氧化硅、氮化硅、碳化硅、氮氧化硅、聚酰亚胺或者上述材料的任意组合或者类似物质。根据本实施例，钝化层22具有0.5至6.0微米的厚度，但并不限于此。
金属互连40，例如Mn-2、Vn-2及Mn-1，可被分别制造于对应的IMD层14、16及18内。RF器件，例如可包含第一绕组24及邻近于第一绕组24的第二绕组26的电感器200，被制造于位于集成电路芯片1a的电感器形成区101内的顶层金属层Mn内。根据本发明的实施例，顶层金属层Mn具有不小于0.5微米的厚度h。在某些实施例中，顶层金属层Mn具有不小于1.0微米的厚度。在另一些实施例中，顶层金属层可具有不小于3.0微米的厚度。电感器200的第一绕组24与第二绕组26的侧壁与顶面可被钝化层22覆盖。
集成电路芯片1a更包含接合焊盘形成区102。至少一接合焊盘214可形成于低于顶层金属层Mn的任何金属层之内，例如接合焊盘形成区102之内的金属层Mn-2。开口302形成于钝化层22及IMD层16、18及20中以暴露出接合焊盘214的上表面的至少一部分，使得接合线30可在封装组装阶段附着至接合焊盘214。开口302可具有约1.0-8.0微米的深度。请注意，如图2所示，接合焊盘214下的支撑结构可被省略。
图3是依据本发明又一实施例的集成电路芯片1b的一部分的横截面的示意图，其中相似的标号表示相似的层、区域或者元件。如图3所示，集成电路芯片1b包含衬底10。基本层12以及多个IMD层14、16、18及20被提供于衬底10之上。多个IMD层14、16、18及20中的每一个可包含(但不限于)氧化硅、氮化硅、碳化硅、氮氧化硅、低介电常数或者超低介电常数材料(例如有机(例如，SiLK)或者无机(例如，HSQ)材料)，或者上述材料的任意组合。钝化层22可位于IMD层20的至少一部分之上。钝化层22可为氧化硅、氮化硅、碳化硅、氮氧化硅、聚酰亚胺或者上述材料的任意组合或者类似物质。根据本实施例，钝化层22具有大约0.5至6.0微米的厚度，但并不限于此。
金属互连40，例如Mn-2、Vn-2、Mn-1及Vn-1，可被分别制造于IMD层14、16、18及20内。在本实施例中，RF器件，例如可包含第一绕组24及邻近于第一绕组24的第二绕组26的电感器200，可被制造于位于集成电路芯片1a的电感器形成区101内的顶层金属层Mn内。在某些实施例中，RDL可形成于顶层金属层Mn内。根据本发明的实施例，顶层金属层Mn可具有不小于1.0微米的厚度h。电感器200的第一绕组24与第二绕组26的侧壁与顶面可被钝化层22覆盖。
集成电路芯片1b更包含接合焊盘形成区102。至少一接合焊盘128可形成于接合焊盘形成区102内的顶层金属层Mn之内。接合焊盘128可用于线接合。依据本发明的实施例，接合焊盘128及电感器200形成于同一金属层内，即，顶层金属层Mn之内。在某些情形中，RDL导线(未画出)也可形成于顶层金属层Mn之内。开口402形成于钝化层22中以暴露出接合焊盘128的上表面的至少一部分，使得接合线30可在封装组装阶段附着至接合焊盘128。依据本发明的实施例，接合焊盘128是铝焊盘，但不限于此。顶层金属层Mn可为铝层，但不限于此。在集成电路芯片1b通过铜工艺制造并且接合焊盘128是铝焊盘的情形下，金属层Mn-1可成为顶层铜导线层或最终的铜导线层。然而，应可理解，本实施例也可适用于铝集成电路芯片，其中金属互连通过铝工艺制造，从而金属层Mn和Mn-1均为铝层。
依据本发明的实施例，接合焊盘128可为具有较薄中心部分128a及环绕较薄中心部分128a的较厚外缘部分128b的碗状(bowl-shaped)接合焊盘。接合线30的头部可处于由较厚外缘部分128b环绕的凹腔128c中。开口402形成之后，可进行额外的刻蚀处理或过度刻蚀(over-etching)步骤以刻蚀暴露出的接合焊盘128的一部分，从而形成凹腔128c。在某些情况下，开口402的侧壁可基本上与较厚外缘部分128b的内侧壁对齐。在某些情况下，开口402的侧壁可比较厚外缘部分128b的内侧壁更向外延伸。此外，上述工艺中可不需要额外的光掩模(photo mask)。应可理解，凹腔128c及接合焊盘128的碗状结构可通过干法刻蚀、湿法刻蚀(wet etching)或其他适合的方式形成。
依据本发明的实施例，较厚外缘部分128b具有不超过或大体上等于顶层金属层Mn、电感器200或RDL导线(未画出)厚度的厚度。顶层金属层Mn、电感器200或RDL导线(未画出)的厚度可为，例如，不少于1.0微米。依据本发明的实施例，较薄中心部分128a具有不超过2微米的厚度t。依据本发明的实施例，较厚外缘部分128b的宽度w可大于0.5微米，例如，大约0.5-10微米。钝化层22可覆盖较厚外缘部分128b的上表面。由于接合焊盘128具有减少的厚度并进而具有减少的体积，线接合期间的焊盘变形或开裂可被避免。此外，较厚外缘部分128b可作为坝(dam)，以抵消施加于较薄中心部分128a上的压力。
可选地，支撑结构114、116、124及126可被形成于接合焊盘128之下。支撑结构114、116、124及126可为任何适合的形状及组态，以在导线接合期间为接合焊盘128提供足够的机械支撑。例如，支撑结构114可为制造于金属层Mn-2内的仿真金属板，而支撑结构116可为多个通孔，用于连接支撑结构114与支撑结构124，支撑结构126则可为多个通孔，用于连接支撑结构124与接合焊盘128。此外，接合焊盘128下的区域112之内可形成主动电路、电路元件或互连(未画出)。在铝工艺中，支撑结构126可为多个钨通孔。在铜工艺中，接合焊盘128可为铝焊盘，而支撑结构126可为与接合焊盘128整体形成的多个铝通孔。
应可理解，尽管本发明的实施例利用线接合焊盘作为范例，但本发明也适用于其他类性的焊盘，例如凸点(bump)焊盘、焊锡(solder)焊盘或RDL焊盘。所述RDL焊盘可为RDL倒装芯片(flip-chip)焊盘。本发明并不限于线接合焊盘及利用线接合焊盘的集成电路芯片。此外，在集成电路上也存在RDL焊盘的情况下，接合焊盘128的较薄中心部分128a的厚度t可不等于RDL焊盘的最薄部分的厚度。
以上所述仅为本发明的较佳实施例，本领域相关的技术人员依据本发明的精神所做的等效变化与修改，都应当涵盖在权利要求书内。

Claims (17)

1.一种集成电路芯片，包含：
衬底；
顶层金属层，位于该衬底上方；以及
焊盘，位于该顶层金属层中；
其中该焊盘的厚度比该顶层金属层的厚度小。
2.根据权利要求1所述的集成电路芯片，更包含钝化层，覆盖该焊盘的外缘部分，该钝化层包含开口，该开口暴露出该焊盘的中心部分，并且该焊盘的该中心部分比该顶层金属层薄。
3.根据权利要求1所述的集成电路芯片，更包含钝化层，覆盖该焊盘的外缘部分，该钝化层包含开口，该开口暴露出该焊盘的中心部分，并且该焊盘的该中心部分具有不超过2微米的厚度。
4.根据权利要求1所述的集成电路芯片，其特征在于，该焊盘是铝焊盘。
5.根据权利要求1所述的集成电路芯片，其特征在于，该顶层金属层具有不少于1微米的厚度。
6.一种集成电路芯片，包含：
衬底；
至少一金属间绝缘层，位于该衬底上方；
顶层金属层，位于该金属间绝缘层上方；
焊盘，位于该顶层金属层中，该焊盘包含较薄中心部分及环绕该较薄中心部分的较厚外缘部分；以及
钝化层，覆盖该较厚外缘部分。
7.根据权利要求6所述的集成电路芯片，其特征在于，该钝化层包含开口，该开口暴露出该较薄中心部分。
8.根据权利要求6所述的集成电路芯片，其特征在于，该焊盘是铝焊盘。
9.根据权利要求6所述的集成电路芯片，其特征在于，该顶层金属层是重新分布层。
10.根据权利要求6所述的集成电路芯片，其特征在于，该顶层金属层具有不少于1微米的厚度，且该焊盘的该较厚外缘部分的厚度不超过该顶层金属层的厚度。
11.根据权利要求6所述的集成电路芯片，其特征在于，该焊盘的该较薄中心部分具有不超过2微米的厚度。
12.一种集成电路芯片，包含：
衬底；
顶层金属层，位于该衬底上方；以及
至少一碗状焊盘，位于该顶层金属层中。
13.根据权利要求12所述的集成电路芯片，其特征在于，该碗状焊盘包含较薄中心部分及环绕该较薄中心部分的较厚外缘部分。
14.根据权利要求13所述的集成电路芯片，其特征在于，该较厚外缘部分的厚度大体上与该顶层金属层的厚度相同。
15.根据权利要求12所述的集成电路芯片，其特征在于，该碗状焊盘是铝焊盘。
16.根据权利要求12所述的集成电路芯片，其特征在于，该顶层金属层是重新分布层。
17.根据权利要求12所述的集成电路芯片，其特征在于，该顶层金属层具有不少于1微米的厚度。
CN201010597866.7A 2009-12-28 2010-12-21 集成电路芯片 Expired - Fee Related CN102130094B (zh)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US29040509P 2009-12-28 2009-12-28
US61/290,405 2009-12-28
US12/912,777 2010-10-27
US12/912,777 US20110156260A1 (en) 2009-12-28 2010-10-27 Pad structure and integrated circuit chip with such pad structure

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN201410139033.4A Division CN104167404A (zh) 2009-12-28 2010-12-21 集成电路芯片

Publications (2)

Publication Number Publication Date
CN102130094A true CN102130094A (zh) 2011-07-20
CN102130094B CN102130094B (zh) 2014-05-07

Family

ID=44186462

Family Applications (2)

Application Number Title Priority Date Filing Date
CN201410139033.4A Pending CN104167404A (zh) 2009-12-28 2010-12-21 集成电路芯片
CN201010597866.7A Expired - Fee Related CN102130094B (zh) 2009-12-28 2010-12-21 集成电路芯片

Family Applications Before (1)

Application Number Title Priority Date Filing Date
CN201410139033.4A Pending CN104167404A (zh) 2009-12-28 2010-12-21 集成电路芯片

Country Status (3)

Country Link
US (2) US20110156260A1 (zh)
CN (2) CN104167404A (zh)
TW (1) TWI423406B (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106298729A (zh) * 2015-05-12 2017-01-04 南茂科技股份有限公司 封装结构及其制作方法
US10038025B2 (en) 2015-12-29 2018-07-31 Taiwan Semiconductor Manufacturing Co., Ltd. Via support structure under pad areas for BSI bondability improvement

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8717137B2 (en) * 2006-05-31 2014-05-06 Broadcom Corporation On-chip inductor using redistribution layer and dual-layer passivation
US9768132B2 (en) 2012-03-14 2017-09-19 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structure and method of forming the same
US20140346634A1 (en) * 2013-05-23 2014-11-27 Synopsys, Inc. On-chip inductors with reduced area and resistance
DE102014116956A1 (de) 2014-11-19 2016-05-19 Infineon Technologies Ag Verfahren zum Bilden eines Bondpads und Bondpad
US10109666B2 (en) 2016-04-13 2018-10-23 Taiwan Semiconductor Manufacturing Co., Ltd. Pad structure for backside illuminated (BSI) image sensors
KR102634946B1 (ko) 2016-11-14 2024-02-07 삼성전자주식회사 반도체 칩
CN115265608A (zh) * 2021-04-30 2022-11-01 深圳市汇顶科技股份有限公司 一种电容传感器及其制作方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1416170A (zh) * 2001-11-01 2003-05-07 三菱电机株式会社 半导体装置及其制造方法
CN1426599A (zh) * 2000-04-25 2003-06-25 爱特梅尔股份有限公司 在圆片面上形成集成电路封装的方法
EP1351294A2 (en) * 2002-03-06 2003-10-08 STMicroelectronics, Inc. System and method for providing a redistribution metal layer in an integrated circuit
CN1779969A (zh) * 2004-11-17 2006-05-31 联华电子股份有限公司 焊垫设于有源电路上方焊接的集成电路结构

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5477086A (en) * 1993-04-30 1995-12-19 Lsi Logic Corporation Shaped, self-aligning micro-bump structures
JP3638778B2 (ja) * 1997-03-31 2005-04-13 株式会社ルネサステクノロジ 半導体集積回路装置およびその製造方法
JP3544464B2 (ja) * 1997-11-26 2004-07-21 松下電器産業株式会社 半導体装置およびその製造方法
US6033984A (en) * 1997-12-23 2000-03-07 Siemens Aktiengesellschaft Dual damascene with bond pads
TW396462B (en) * 1998-12-17 2000-07-01 Eriston Technologies Pte Ltd Bumpless flip chip assembly with solder via
US6815324B2 (en) * 2001-02-15 2004-11-09 Megic Corporation Reliable metal bumps on top of I/O pads after removal of test probe marks
KR100429881B1 (ko) * 2001-11-02 2004-05-03 삼성전자주식회사 셀 영역 위에 퓨즈 회로부가 있는 반도체 소자 및 그제조방법
KR100437460B1 (ko) * 2001-12-03 2004-06-23 삼성전자주식회사 본딩패드들을 갖는 반도체소자 및 그 제조방법
US6800534B2 (en) * 2002-12-09 2004-10-05 Taiwan Semiconductor Manufacturing Company Method of forming embedded MIM capacitor and zigzag inductor scheme
US7005369B2 (en) * 2003-08-21 2006-02-28 Intersil American Inc. Active area bonding compatible high current structures
CN1601735B (zh) * 2003-09-26 2010-06-23 松下电器产业株式会社 半导体器件及其制造方法
JP4391263B2 (ja) * 2004-02-20 2009-12-24 Ｏｋｉセミコンダクタ株式会社 半導体素子、その製造方法及びその半導体素子を用いた高周波集積回路
JP4759229B2 (ja) * 2004-05-12 2011-08-31 ルネサスエレクトロニクス株式会社 半導体装置
KR100556351B1 (ko) * 2004-07-27 2006-03-03 동부아남반도체 주식회사 반도체 소자의 금속 패드 및 금속 패드 본딩 방법
US7452803B2 (en) * 2004-08-12 2008-11-18 Megica Corporation Method for fabricating chip structure
US7741714B2 (en) * 2004-11-02 2010-06-22 Taiwan Semiconductor Manufacturing Co., Ltd. Bond pad structure with stress-buffering layer capping interconnection metal layer
JP4558539B2 (ja) * 2005-03-09 2010-10-06 日立協和エンジニアリング株式会社 電子回路用基板、電子回路、電子回路用基板の製造方法および電子回路の製造方法
US8836146B2 (en) * 2006-03-02 2014-09-16 Qualcomm Incorporated Chip package and method for fabricating the same
US7498680B2 (en) * 2006-12-06 2009-03-03 Taiwan Semiconductor Manufacturing Company, Ltd. Test structure
KR101278526B1 (ko) * 2007-08-30 2013-06-25 삼성전자주식회사 반도체 장치 및 그의 제조 방법, 및 이를 갖는 플립 칩패키지 및 그의 제조 방법
US20090079082A1 (en) * 2007-09-24 2009-03-26 Yong Liu Bonding pad structure allowing wire bonding over an active area in a semiconductor die and method of manufacturing same
US8476769B2 (en) * 2007-10-17 2013-07-02 Taiwan Semiconductor Manufacturing Company, Ltd. Through-silicon vias and methods for forming the same
DE102007051752B4 (de) * 2007-10-30 2010-01-28 X-Fab Semiconductor Foundries Ag Licht blockierende Schichtenfolge und Verfahren zu deren Herstellung
CN101673692B (zh) * 2008-09-09 2012-04-25 中芯国际集成电路制造(北京)有限公司 一种形成焊盘的两步刻蚀方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1426599A (zh) * 2000-04-25 2003-06-25 爱特梅尔股份有限公司 在圆片面上形成集成电路封装的方法
CN1416170A (zh) * 2001-11-01 2003-05-07 三菱电机株式会社 半导体装置及其制造方法
EP1351294A2 (en) * 2002-03-06 2003-10-08 STMicroelectronics, Inc. System and method for providing a redistribution metal layer in an integrated circuit
CN1779969A (zh) * 2004-11-17 2006-05-31 联华电子股份有限公司 焊垫设于有源电路上方焊接的集成电路结构

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106298729A (zh) * 2015-05-12 2017-01-04 南茂科技股份有限公司 封装结构及其制作方法
CN106298729B (zh) * 2015-05-12 2019-03-05 南茂科技股份有限公司 封装结构及其制作方法
US10038025B2 (en) 2015-12-29 2018-07-31 Taiwan Semiconductor Manufacturing Co., Ltd. Via support structure under pad areas for BSI bondability improvement
US10283549B2 (en) 2015-12-29 2019-05-07 Taiwan Semiconductor Manufacturing Co., Ltd. Via support structure under pad areas for BSI bondability improvement
US10566374B2 (en) 2015-12-29 2020-02-18 Taiwan Semiconductor Manufacturing Co., Ltd. Via support structure under pad areas for BSI bondability improvement
US11069736B2 (en) 2015-12-29 2021-07-20 Taiwan Semiconductor Manufacturing Company, Ltd. Via support structure under pad areas for BSI bondability improvement

Also Published As

Publication number Publication date
TW201133738A (en) 2011-10-01
US20140021619A1 (en) 2014-01-23
CN104167404A (zh) 2014-11-26
CN102130094B (zh) 2014-05-07
US20110156260A1 (en) 2011-06-30
TWI423406B (zh) 2014-01-11

Similar Documents

Publication Publication Date Title
CN102130094B (zh) 集成电路芯片
US6864583B2 (en) Wiring structure of semiconductor device
US7372168B2 (en) Semiconductor chip capable of implementing wire bonding over active circuits
US7915744B2 (en) Bond pad structures and semiconductor devices using the same
US20060249848A1 (en) Terminal pad structures and methods of fabricating same
TWI546872B (zh) 電子元件與半導體元件
KR20110050957A (ko) 반도체 소자의 관통 비아 콘택 및 그 형성 방법
KR20000011661A (ko) 능동집적회로상의본딩을위한시스템및방법
US7749885B2 (en) Semiconductor processing methods, methods of forming contact pads, and methods of forming electrical connections between metal-containing layers
CN101093820A (zh) 接合垫结构
US8779591B2 (en) Bump pad structure
KR20120061309A (ko) 반도체 장치의 제조 방법
US7573115B2 (en) Structure and method for enhancing resistance to fracture of bonding pads
JP2001267323A (ja) 半導体装置及びその製造方法
JP4280204B2 (ja) 半導体装置
TWI411077B (zh) 積體電路晶片
JP2000340569A (ja) 半導体装置の配線構造及びその形成方法
US8324731B2 (en) Integrated circuit device
JP2006005202A (ja) 半導体装置
US7772701B2 (en) Integrated circuit having improved interconnect structure
CN1574321B (zh) 铜工艺焊垫结构及其制造方法
JP4422004B2 (ja) 半導体装置
CN201549510U (zh) 集成电感结构
JP2006019312A (ja) 半導体集積回路装置
US20080006950A1 (en) Bonding pad structure for electronic device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20140507

Termination date: 20191221

CF01 Termination of patent right due to non-payment of annual fee