CN101604679B - 引线框、半导体器件以及引线框和半导体器件的制造方法 - Google Patents
引线框、半导体器件以及引线框和半导体器件的制造方法 Download PDFInfo
- Publication number
- CN101604679B CN101604679B CN200910145931XA CN200910145931A CN101604679B CN 101604679 B CN101604679 B CN 101604679B CN 200910145931X A CN200910145931X A CN 200910145931XA CN 200910145931 A CN200910145931 A CN 200910145931A CN 101604679 B CN101604679 B CN 101604679B
- Authority
- CN
- China
- Prior art keywords
- recess
- lead
- lead frame
- pipe core
- recesses
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49503—Lead-frames or other flat leads characterised by the die pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/27011—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature
- H01L2224/27013—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature for holding or confining the layer connector, e.g. solder flow barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48095—Kinked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83385—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01087—Francium [Fr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Geometry (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
Description
Claims (18)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008-153473 | 2008-06-11 | ||
JP2008153473 | 2008-06-11 | ||
JP2008153473A JP2009302209A (ja) | 2008-06-11 | 2008-06-11 | リードフレーム、半導体装置、リードフレームの製造方法および半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101604679A CN101604679A (zh) | 2009-12-16 |
CN101604679B true CN101604679B (zh) | 2011-11-09 |
Family
ID=41413970
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200910145931XA Expired - Fee Related CN101604679B (zh) | 2008-06-11 | 2009-06-11 | 引线框、半导体器件以及引线框和半导体器件的制造方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US20090309201A1 (zh) |
JP (1) | JP2009302209A (zh) |
CN (1) | CN101604679B (zh) |
TW (1) | TW201005901A (zh) |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW201106456A (en) * | 2009-08-04 | 2011-02-16 | Everlight Electronics Co Ltd | Fabrication method for lead frame of light emitting diode |
US8749074B2 (en) * | 2009-11-30 | 2014-06-10 | Micron Technology, Inc. | Package including an interposer having at least one topological feature |
JP2012164863A (ja) * | 2011-02-08 | 2012-08-30 | Rohm Co Ltd | 半導体装置および半導体装置の製造方法 |
WO2012108469A1 (ja) | 2011-02-08 | 2012-08-16 | ローム株式会社 | 半導体装置および半導体装置の製造方法 |
JP2012164862A (ja) * | 2011-02-08 | 2012-08-30 | Rohm Co Ltd | 半導体装置および半導体装置の製造方法 |
WO2012117974A1 (ja) * | 2011-02-28 | 2012-09-07 | 日亜化学工業株式会社 | 発光装置 |
JP2012195497A (ja) * | 2011-03-17 | 2012-10-11 | Sumitomo Electric Ind Ltd | 半導体装置及び半導体装置の製造方法 |
JP2013058739A (ja) * | 2011-08-17 | 2013-03-28 | Dainippon Printing Co Ltd | 光半導体装置用リードフレーム、樹脂付き光半導体装置用リードフレーム、光半導体装置、および、光半導体装置用リードフレームの製造方法 |
JP2014099534A (ja) * | 2012-11-15 | 2014-05-29 | Dainippon Printing Co Ltd | リードフレームおよびその製造方法、ならびに半導体装置およびその製造方法 |
JP6138496B2 (ja) * | 2013-01-18 | 2017-05-31 | Shマテリアル株式会社 | 半導体素子搭載用基板及び半導体装置 |
JP6209826B2 (ja) * | 2013-02-22 | 2017-10-11 | 大日本印刷株式会社 | リードフレーム、樹脂付きリードフレーム、リードフレームの多面付け体、樹脂付きリードフレームの多面付け体、光半導体装置、光半導体装置の多面付け体 |
JP2014207430A (ja) * | 2013-03-21 | 2014-10-30 | ローム株式会社 | 半導体装置 |
JP2014203861A (ja) | 2013-04-02 | 2014-10-27 | 三菱電機株式会社 | 半導体装置および半導体モジュール |
KR101833312B1 (ko) * | 2013-05-06 | 2018-03-02 | 해성디에스 주식회사 | 리드 프레임 제조 방법 |
JP6417786B2 (ja) | 2014-08-22 | 2018-11-07 | オムロン株式会社 | 接合構造体の製造方法 |
JP6362111B2 (ja) * | 2014-12-01 | 2018-07-25 | 大口マテリアル株式会社 | リードフレームの製造方法 |
JP6439455B2 (ja) * | 2015-01-13 | 2018-12-19 | オムロン株式会社 | 接合構造体の製造方法 |
JP2016132155A (ja) * | 2015-01-19 | 2016-07-25 | オムロン株式会社 | レーザ溶着方法および接合構造体 |
JP2016132156A (ja) * | 2015-01-19 | 2016-07-25 | オムロン株式会社 | 接合構造体及び接合構造体の製造方法 |
JP6650723B2 (ja) * | 2015-10-16 | 2020-02-19 | 新光電気工業株式会社 | リードフレーム及びその製造方法、半導体装置 |
US10727085B2 (en) * | 2015-12-30 | 2020-07-28 | Texas Instruments Incorporated | Printed adhesion deposition to mitigate integrated circuit package delamination |
JP6695166B2 (ja) * | 2016-02-23 | 2020-05-20 | 株式会社三井ハイテック | リードフレーム、及び半導体パッケージの製造方法 |
JP6115671B2 (ja) * | 2016-04-12 | 2017-04-19 | 日亜化学工業株式会社 | リードフレーム、樹脂付きリードフレーム、光半導体装置 |
CN105938826A (zh) * | 2016-06-14 | 2016-09-14 | 上海凯虹科技电子有限公司 | 改善框架表面与塑封体分层的引线框架及封装体 |
JP2018046057A (ja) * | 2016-09-12 | 2018-03-22 | 株式会社東芝 | 半導体パッケージ |
JP6828959B2 (ja) * | 2017-01-17 | 2021-02-10 | 大口マテリアル株式会社 | リードフレームおよびその製造方法 |
CN107564878B (zh) * | 2017-08-15 | 2020-01-14 | 华天科技(昆山)电子有限公司 | 凸点增强型封装结构 |
JP7353794B2 (ja) * | 2019-05-13 | 2023-10-02 | ローム株式会社 | 半導体装置、その製造方法、及びモジュール |
JP7271381B2 (ja) * | 2019-09-20 | 2023-05-11 | 株式会社東芝 | 半導体装置 |
JP2021174883A (ja) * | 2020-04-24 | 2021-11-01 | Jx金属株式会社 | 金属板、金属樹脂複合体、および半導体ディバイス |
CN113169150B (zh) * | 2021-03-10 | 2022-06-14 | 英诺赛科(苏州)半导体有限公司 | Iii族氮基半导体封装结构及其制造方法 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1215501A (zh) * | 1996-02-22 | 1999-04-28 | 日东电工株式会社 | 半导体器件及其制作方法 |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63239967A (ja) * | 1987-03-27 | 1988-10-05 | Toshiba Corp | 樹脂封止型半導体装置及びその製造方法 |
JPH02246359A (ja) * | 1989-03-20 | 1990-10-02 | Fujitsu Ltd | 半導体装置 |
JPH03187252A (ja) * | 1989-12-15 | 1991-08-15 | Sanyo Electric Co Ltd | リードフレームの製造方法 |
JPH0728001B2 (ja) * | 1993-04-30 | 1995-03-29 | 株式会社東芝 | 半導体装置 |
JP2577639Y2 (ja) * | 1993-07-28 | 1998-07-30 | サンケン電気株式会社 | 回路基板を有する半導体装置 |
KR100230515B1 (ko) * | 1997-04-04 | 1999-11-15 | 윤종용 | 요철이 형성된 리드 프레임의 제조방법 |
US6143981A (en) * | 1998-06-24 | 2000-11-07 | Amkor Technology, Inc. | Plastic integrated circuit package and method and leadframe for making the package |
JP2000031371A (ja) * | 1998-07-09 | 2000-01-28 | Seiko Epson Corp | リードフレームおよびそれを用いて構成された半導体装置 |
JP2000133763A (ja) * | 1998-10-26 | 2000-05-12 | Dainippon Printing Co Ltd | 樹脂封止型半導体装置用の回路部材およびその製造方法 |
JP3062691B1 (ja) * | 1999-02-26 | 2000-07-12 | 株式会社三井ハイテック | 半導体装置 |
JP3062192B1 (ja) * | 1999-09-01 | 2000-07-10 | 松下電子工業株式会社 | リ―ドフレ―ムとそれを用いた樹脂封止型半導体装置の製造方法 |
US6661083B2 (en) * | 2001-02-27 | 2003-12-09 | Chippac, Inc | Plastic semiconductor package |
US6812552B2 (en) * | 2002-04-29 | 2004-11-02 | Advanced Interconnect Technologies Limited | Partially patterned lead frames and methods of making and using the same in semiconductor packaging |
US6794738B2 (en) * | 2002-09-23 | 2004-09-21 | Texas Instruments Incorporated | Leadframe-to-plastic lock for IC package |
JP2004207277A (ja) * | 2002-12-20 | 2004-07-22 | Sanyo Electric Co Ltd | 回路装置およびその製造方法 |
JP4543943B2 (ja) * | 2005-01-26 | 2010-09-15 | パナソニック株式会社 | 半導体装置用リードフレームの製造方法 |
US7443015B2 (en) * | 2005-05-05 | 2008-10-28 | Stats Chippac Ltd. | Integrated circuit package system with downset lead |
US7399658B2 (en) * | 2005-10-21 | 2008-07-15 | Stats Chippac Ltd. | Pre-molded leadframe and method therefor |
JP4657129B2 (ja) * | 2006-03-24 | 2011-03-23 | ローム株式会社 | 半導体装置の製造方法 |
-
2008
- 2008-06-11 JP JP2008153473A patent/JP2009302209A/ja active Pending
-
2009
- 2009-05-21 TW TW098116897A patent/TW201005901A/zh unknown
- 2009-06-04 US US12/478,074 patent/US20090309201A1/en not_active Abandoned
- 2009-06-11 CN CN200910145931XA patent/CN101604679B/zh not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1215501A (zh) * | 1996-02-22 | 1999-04-28 | 日东电工株式会社 | 半导体器件及其制作方法 |
Also Published As
Publication number | Publication date |
---|---|
JP2009302209A (ja) | 2009-12-24 |
US20090309201A1 (en) | 2009-12-17 |
CN101604679A (zh) | 2009-12-16 |
TW201005901A (en) | 2010-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101604679B (zh) | 引线框、半导体器件以及引线框和半导体器件的制造方法 | |
JP6555927B2 (ja) | 半導体素子搭載用リードフレーム及び半導体装置の製造方法 | |
TWI408788B (zh) | 多列導線架結構及其半導體封裝與製造方法 | |
CN104900537B (zh) | 用于tab封装的载带及其制造方法 | |
US9117810B2 (en) | Leadless semiconductor package and method of manufacture | |
JP2017103365A (ja) | リードフレーム及び電子部品装置とそれらの製造方法 | |
US8846422B2 (en) | Method for manufacturing LED package struture and method for manufacturing LEDs using the LED packange struture | |
JP2006294976A5 (zh) | ||
JP2015099874A (ja) | 電子素子パッケージ、およびその製造方法 | |
CN108206170A (zh) | 具有引脚侧壁爬锡功能的半导体封装结构及其制造工艺 | |
CN105679736B (zh) | 引线框及其制造方法 | |
JP6366034B2 (ja) | 半導体装置用リードフレーム及びその製造方法 | |
JP2014187122A (ja) | Ledパッケージとその製造方法 | |
CN108198790A (zh) | 具有引脚侧壁爬锡功能的堆叠封装结构及其制造工艺 | |
JP2009260282A (ja) | パッケージ用リードフレーム | |
JP5264677B2 (ja) | 樹脂封止型半導体装置及びその製造方法 | |
JP2008076381A (ja) | 検査用プローブ基板及びその製造方法 | |
JP6214431B2 (ja) | Led用リードフレーム | |
CN108701660A (zh) | 半导体封装衬底及其制造方法 | |
JP5164160B2 (ja) | 半導体装置とその製造方法 | |
US10229871B2 (en) | Lead frame | |
CN108198804A (zh) | 具有引脚侧壁爬锡功能的堆叠封装结构及其制造工艺 | |
JP2006216881A (ja) | 面付けリードフレーム及びその製造方法並びに半導体装置 | |
JP2018117020A (ja) | リードフレームおよびその製造方法 | |
JP6599575B1 (ja) | Led用リードフレーム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: HU NAN QIU ZEYOU PATENT STRATEGIC PLANNING CO., LT Free format text: FORMER OWNER: QIU ZEYOU Effective date: 20101101 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 410011 28/F, SHUNTIANCHENG, NO.59, SECTION 2 OF FURONG MIDDLE ROAD, CHANGSHA CITY, HU NAN PROVINCE TO: 410205 JUXING INDUSTRY BASE, NO.8, LUJING ROAD, CHANGSHA HIGH-TECH. DEVELOPMENT ZONE, YUELU DISTRICT, CHANGSHA CITY, HU NAN PROVINCE |
|
TA01 | Transfer of patent application right |
Effective date of registration: 20101109 Address after: Kanagawa, Japan Applicant after: Renesas Electronics Corporation Address before: Kanagawa, Japan Applicant before: NEC Corp. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20111109 Termination date: 20130611 |