CN101188219B - 液晶显示装置的驱动电路及制造方法和具有其的显示装置 - Google Patents

液晶显示装置的驱动电路及制造方法和具有其的显示装置 Download PDF

Info

Publication number
CN101188219B
CN101188219B CN2007103051965A CN200710305196A CN101188219B CN 101188219 B CN101188219 B CN 101188219B CN 2007103051965 A CN2007103051965 A CN 2007103051965A CN 200710305196 A CN200710305196 A CN 200710305196A CN 101188219 B CN101188219 B CN 101188219B
Authority
CN
China
Prior art keywords
projection
conductive particles
electrically conductive
drive circuit
liquid crystal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2007103051965A
Other languages
English (en)
Other versions
CN101188219A (zh
Inventor
金润熙
姜镐民
玄钟植
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Display Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of CN101188219A publication Critical patent/CN101188219A/zh
Application granted granted Critical
Publication of CN101188219B publication Critical patent/CN101188219B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/321—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/90—Methods for connecting semiconductor or solid state bodies using means for bonding not being attached to, or not being formed on, the body surface to be connected, e.g. pressure contacts using springs or clips
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G02F1/13452—Conductors connecting driver circuitry and terminals of panels
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/0502—Disposition
    • H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
    • H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/11011—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature
    • H01L2224/11013—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature for holding or confining the bump connector, e.g. solder flow barrier
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/11332—Manufacturing methods by local deposition of the material of the bump connector in solid form using a powder
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/1147—Manufacturing methods using a lift-off mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13155—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/2939—Base material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29399—Coating material
    • H01L2224/294—Coating material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/2954—Coating
    • H01L2224/29599—Material
    • H01L2224/29698—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29798—Fillers
    • H01L2224/29799—Base material
    • H01L2224/2989—Base material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83101—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01047—Silver [Ag]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01059—Praseodymium [Pr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/0665—Epoxy resin
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3011—Impedance
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10674—Flip chip
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/102—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by bonding of conductive powder, i.e. metallic powder

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical & Material Sciences (AREA)
  • Nonlinear Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Wire Bonding (AREA)

Abstract

一种用于液晶显示的驱动电路，该驱动电路是这样一种集成电路，即其具有配置在集成电路表面上的电极垫、形成在电极垫上的凸块、形成在凸块上的导电粘合层、以及沉积在导电粘合层上具有外部导电层和弹性聚合物内部部分的导电颗粒。该驱动电路安装在TFT阵列基板上并且键合到设置在基板上的垫。导电颗粒减少了否则将由于多个凸块中凸块之间的高度差别而产生的电连接阻抗，并且防止了电开路缺陷和电短路缺陷。

Description

液晶显示装置的驱动电路及制造方法和具有其的显示装置
技术领域
本发明涉及一种液晶显示(LCD)装置的驱动电路。更特别地，本发明涉及LCD装置的驱动电路、制造该驱动电路的方法和具有该驱动电路的显示装置。
背景技术
液晶显示(LCD)装置具有例如厚度薄、质量轻、功耗低的优点，并具有良好的分辨率、色彩再现性、和显示质量。因此，作为一种平板显示装置，LCD装置被广泛地应用和深入地研究。
LCD装置典型包括LCD面板，其具有薄膜晶体管(TFT)阵列基板、滤色器基板、位于TFT阵列基板和滤色器基板之间的液晶层，背光组件安置在LCD面板下面以用作光源，以及驱动电路部分安置在LCD面板周围部分用于驱动LCD面板。LCD面板包括两个玻璃基板(如前所述的TFT阵列基板和滤色器基板)，多个像素设置在两个玻璃基板之间并且以矩阵形状布置在薄膜晶体管(TFT)阵列基板上，以及对于每一像素，用来控制信号的例如TFT的开关元件被提供给像素。
驱动电路部分包括印制电路板(PCB)，其上安装了用于产生例如控制信号、时钟信号以及数据信号等各种信号的部分。驱动电路为LCD驱动器集成电路(IC)(LDI)，其连接到LCD面板和PCB，以向形成于LCD面板上的布线施加信号。该LCD驱动器集成电路包括一组键合垫，每个键合垫包括金属凸块(bump)。将要安装驱动器集成电路的表面提供有一组匹配垫。通过将该组键合垫键合到该组匹配垫，将驱动器集成电路安装到所述表面上。
LDI安装方法的实例包括玻璃上芯片(COG)、带式载体封装(TCP)和薄膜上芯片(COF)。LDI安装方法需要微细垫间距键合、简单的键合工艺和高的可靠性，特别是随着由例如像素数量增加和高分辨率导致的LDI芯片复杂程度越来越高。因此，形成凸块的方法和微细垫间距键合的方法成为关键技术。
当使用各向异性导电膜(ACF)将传统驱动电路安装在LCD面板上时，驱动电路和LCD面板通过传统ACF相互电连接。该ACF包括分布在非导电膜中的导电微粒。在通过传统ACF的连接中，ACF被粘接到玻璃TFT阵列基板上，并且驱动器IC结合到ACF。然后，在最后的键合过程中，多个导电微粒在ACF中流动，并且其中一些导电微粒在凸块和TFT阵列基板上的垫之间被捕获，从而将驱动电路电连接到垫和电连接到TFT阵列基板上的布线。然而，通过如上所述的方式，仅仅有大约10-30％的原始数量的导电微粒被捕获，并且因而大量导电微粒被浪费。另外，由于凸块的面积被制作得较小，在凸块和垫之间捕获的导电微粒数量变得更小，并且从而增大了凸块和垫之间电连接的电阻。
随着LCD装置变得更小、更轻和更薄，COG芯片的间距也变得更窄，而外引线键合(OLB)或玻璃上薄膜(FOG)键合的间距也变得更窄。
当COG芯片的凸块间的间距小于或等于约15μm时，导电微粒的凝聚可以从一个凸块扩展到相邻凸块，从而形成凸块之间的电连接，而引起短路缺陷。如上所提到的，随着凸块面积减小，在凸块和垫之间捕获的导电微粒数量减少。事实上，所捕获的导电微粒的数量可能为零，导电微粒的缺乏引起COG键合之后的开路缺陷。
如上所述的缺陷可能在LCD的制造中被发现，或在使用一段时间后被LCD装置的使用者发现。因而，产量和可靠性可能会下降。
发明内容
本发明提供一种液晶显示(LCD)装置的驱动电路，能够通过键合垫容易地电连接到LCD装置，其中导电微粒安置于凸块上。
本发明进一步提供了一种制造该驱动电路的方法。
本发明还进一步提供了一种具有该驱动电路的LCD装置。
在本发明的一方面，驱动电路包括形成于集成电路(IC)垫电极上的凸块上的树脂层、以及沉积并耦合到树脂层上的导电微粒。该树脂层是电传导的，且导电微粒粘接到树脂层。
所述导电微粒可以具有例如球型、六面体型、四面体型等或任何合适的外形。该导电微粒包括含电传导材料的外层部分和含例如弹性聚合体的弹性材料的内部部分。该弹性材料在键合期间可以被压缩，以防止因为多个凸块中个体凸块间的高度差别引起的电连接缺陷。
在第一示范性实施例中，LCD装置的驱动电路包括集成电路IC、电极垫、凸块和导电微粒。该IC产生信号。该电极垫形成于IC上以从外部传递信号。该凸块形成于电极垫上来接收信号。该导电微粒安置于凸块上，从而电连接凸块到外部电子装置。
该驱动电路可以进一步包括位于凸块和导电微粒之间的树脂层。该树脂层是电传导的。
该导电微粒可以包括含有电传导材料的外层和含有弹性聚合体材料的内层。
所述电传导材料可以包括金属金(Au)和镍(Ni)中的至少一种。
在本发明的另一个具体实施例中，如下提供了一种制造LCD装置的驱动电路的方法。电极垫形成在晶片的集成电路芯片部分上。第一钝化层形成在芯片上。开口设置在钝化层中以暴露部分垫。第二钝化层形成在第一钝化层上。第二钝化层中的开口设置为再次暴露部分垫。金属层形成在第二钝化层和所暴露的部分垫上。形成相应于垫具有开口的光刻胶图案。该开口填充有金属从而形成凸块。具有电传导性的树脂层形成于凸块和光刻胶图案上。导电微粒喷洒到该树脂层上。所述光刻胶图案被移除从而仅仅在凸块上保留导电微粒。
导电微粒可以通过使用墨水喷射器或精细的喷管来喷射到树脂层上。
每个传导微粒可以包括含有电传导材料的外层和含有弹性聚合体材料的内部部分。
在另一个示范性实施例中，LCD装置包括驱动电路、薄膜晶体管(TFT)阵列基板、滤色器基板和液晶层。所述驱动电路包括IC、电极垫、凸块和导电微粒。所述IC产生信号。电极垫形成于IC上以从外面传递信号。凸块形成在电极垫上以接收信号。导电微粒安置于凸块上。所述TFT阵列基板包括垫，该垫通过驱动电路的导电微粒电连接到驱动电路的凸块。所述滤色器基板面对所述TFT阵列基板。所述液晶层安置在TFT阵列基板和滤色器基板之间。
所述驱动电路可以包括多个互相电绝缘的凸块。
所述LCD装置可以进一步包括非导电粘合剂，配置成将驱动电路的凸块粘接到TFT阵列基板。
非导电粘合剂可以包括非导电薄膜、非导电浆料、紫外线粘合剂和环氧族粘合剂中的一个。
所述导电微粒可以包括含有电传导材料的外层和含有弹性聚合体材料的内部部分。
所述电传导材料可以包括从由金和镍组成的组中所选择的至少一种金属。
附图说明
基于以下参考附图对其示范性实施例的详细描述，本发明的上述以及其它特征和优点将变得更加清楚明了，其中：
图1是阐述了根据本发明一个示范性实施例的液晶显示(LCD)面板的分解透视图；
图2是阐述了LCD装置的传统驱动电路的横截面图；
图3是阐述了当传统驱动电路安装到LCD面板上时在凸块处产生的电开路缺陷的显微照片；
图4是阐述了当传统驱动电路安装到LCD面板上时在凸块处产生的电短路缺陷的显微照片；
图5到10是阐述了根据本发明一个示范性实施例的一种制造驱动电路的方法的横截面图。图10也示出了根据本发明一个示范性实施例的一种驱动电路的横截面；
图11A和11B是阐述了根据本发明一个示范性实施例的应用于驱动电路中的导电微粒的横截面图；
图12是阐述了通过采用各向异性导电膜(ACF)将传统驱动电路安装到LCD装置上的方法的横截面图；
图13是阐述了采用ACF的LCD装置上的传统驱动电路的结构的横截面图；
图14是阐述了采用非导电膜(NCF)在LCD装置上根据本发明一个示范性实施例安装驱动电路的方法的横截面图；
图15是阐述了采用非导电浆料(NCP)在LCD装置上根据本发明的一个示范性实施例安装驱动电路的方法的横截面图；以及
图16是阐述了根据本发明一个实施例的驱动电路贴装到LCD装置的结构的横截面图。
具体实施方式
下文将参照在其中示出本发明实施例的附图对本发明进行更加详细的描述。然而，本发明可以以多种不同的形式实现，而不应认为被这里所阐述的实施例所限制。或者，这些实施例被提供以使得公开彻底和完全，并对于本领域技术人员来说全部传达了发明的范围。在附图中，为了清楚层和区域的尺寸和相对大小会被放大。
应当理解，当元件或层被描述为在另一个元件或层“上”、“连接到”或“ 耦合到”另一个元件或层时，它们可以直接在其它元件或层上、或直接连接或耦合到其它元件或层，或者可以存在中间的元件或层。相反，当元件被称为“直接”在其他元件“上”、“直接连接到”和/或“直接耦合到”另一元件或层时，则没有中间元件或层存在。类似附图标记始终指代类似的元件。如这里所使用的，术语“和/或”包括一种或更多关联列出项的任意和所有组合。
应当理解，尽管术语第一、第二、第三等在此可被用来描述不同的元件、部件、区域、层和/或部分，但是这些元件、部件、区域、层和/或部分不应被这些术语限制。这些术语仅仅用来将一个元件、部件、区域、层或部分区分于另一个区域、层或部分。因此，下文论述的第一元件、部件、区域、层或部分可以在不背离本发明教导的情况下被称为第二元件、部件、区域、层或部分。
为便于描述，在这里可使用空间相对术语，例如“下面”、“下方”、“下”、“上方”、“上”等等，以说明附图中记载的一个元件或特征与另一个元件或特征的相对位置关系。应当理解，空间相对术语旨在包含除了在图中所绘的方向之外的装置在使用或操作中的不同方向。例如，当附图中的装置被翻转时，元件被描述成在其它元件或特征“下方”或“下面”则被定向为位于其它元件或特征“上方”。因此，示范术语“下方”可以包括“下方”和“上方”两个定向。所述装置也可以不同地定向(旋转90度或者其它定向)并且文中空间相对描述符被相应地解释。
这里所采用的术语描述是仅为了对特定的具体实施例进行说明，而不对本发明进行任何的限制。如这里所述的，单数形式“一”、“某”和“该”试图包括复数形式，除非上下文清楚地作了其它指示。应当进一步地理解，术语“包含”和/或“包括”当用在该说明书中时指出了所描述的特征、整体、步骤、操作、元件和/或组分的存在，但是不排除其它一种或多种特征、整体、步骤、操作、元件、组分和/或其组群的存在。
这里参考剖面视图对本发明实施例进行说明，该剖面视图是发明的理想化实施例(和中间结构)的示意性视图。就其本身而言，由于例如制造技术和/或公差等导致的所阐述形状的变化是可以预见的。因此，本发明实施例不应该认为限制于这里具体说明的区域的特定形状，而应包括由于例如制造等所导致的形状的偏离。比如，描述为矩形的注入区域一般具有圆形或曲线的特征和/或位于其边缘的注入浓度的梯度，而非简单的从注入区域到非注入区域的二元变化。同样，通过注入形成的掩埋区域会导致在掩埋区域和发生注入的表面之间的区域中的一些注入。因此，附图中所说明的区域实际上起到示意性的作用，而它们的形状并不是用来说明装置的区域的实际形状，也不是用来限制本发明的范围。
除非有其它定义，这里所使用的所有术语(包括技术的和科学的术语)对于本申请所属领域的技术人员来说，都可以用其常用的概念来理解。可以进一步的理解，比如在通常使用的字典中定义的术语应该被解释为与在相关技术的语境中的概念一致的概念，而不能理解为理想化或过度正式的含义，除非在这里被这样的定义。
下文中，本发明将参照附图进行具体详细的说明。
图1是阐述根据本发明的一个示范性实施例的液晶显示(LCD)面板的分解透视图。
如图1所示，LCD装置包括滤色器基板7，薄膜晶体管(TFT)阵列基板1和插置在滤色器基板7和TFT阵列基板1之间的液晶层5。
所述滤色器基板7包括具有红、绿和蓝滤色器9的滤色器层，用来分割滤色器并阻止光线穿过液晶层5的黑色矩阵8，以及向液晶层5施加电压的透明公共电极6。
栅线和数据线水平和垂直地形成在TFT阵列基板1上。像素区域定义在TFT阵列基板1上栅线和数据线的交叉点之间。每个像素区域中都形成有TFT开关元件。所述TFT开关元件位于栅线2和数据线3的交叉点附近。每个像素区域中还形成有像素电极。每个TFT开关元件控制将数据电压提供给其关联的像素电极。
每个像素区域对应于滤色器基板7的滤色器9之一。全彩色图像可以通过组合红、绿和蓝色得到。在滤色器基板上，滤色器9以包括红、绿和蓝的三色为一组的方式布置以产生全彩色图像。
图2是用来说明用在LCD装置中的传统驱动电路的横截面图。
电极23形成于驱动电路21上。凸块25形成在每个电极23上。凸块被直接电连接到设置在LCD装置中TFT阵列基板上的垫。
图3是用来说明当传统驱动电路安装到LCD装置上时在凸块处产生的电开路缺陷的显微照片。
图4是用显微照片来说明当传统驱动电路安装到LCD装置上时在两个凸块之间产生的电短路缺陷的横截面图。
参考图3和4，两种类型缺陷显而易见。当COG芯片上的凸块25之间的间隙小于等于约15μm时，导电微粒35的凝聚可在相邻凸块25之间形成电连接，从而导致电短路缺陷(如图4所示)。如图3所示，导电颗粒35存在于所有凸块25上而从凸块25a缺失。凸块25面积的减小将会导致导电微粒35的缺乏和在COG键合后产生的电开路缺陷。
下文中，将参考图5至10描述用于具有安置到凸块上的导电微粒的LCD装置的驱动电路的制造方法。
图5-10是解释说明根据本发明一个示范性实施例的驱动电路的制造方法的横截面图。为了方便描述，图5-10示出了作为包含很多该种驱动电路的晶片(未示出)的一部分的驱动电路的横截面图，该晶片并在后来被分割成如图5-10所示的个体驱动电路。
如图5所示，芯片41包含需要用于提供驱动电路功能的电路(未示出)。下文中，芯片41可能被描述成集成电路41。电极垫43形成于芯片41上。这些电极垫43提供电连接到芯片41，其中一些电极垫用于接收信号，其它电极垫用于输出信号，并且其它的提供电源和地连接。钝化层45形成于芯片41上和电极垫43上。开口提供在钝化层45中，使得每个电极垫43的一部分暴露。例如聚酰亚胺层47等电绝缘材料层形成在钝化层45上。开口设置在聚酰亚胺层47中，使得每个电极垫43的开口部分再次暴露。下文中，层47可能被称为第二绝缘层47。
如图6所示，凸块底部金属化(under bump metallurgy，UBM)层49形成于具有钝化层45和聚酰亚胺层47的芯片41上。该凸块底部金属化层49是可选择的。然后，光刻胶图案51在UBM层49上形成。该光刻胶图案51具有与电极垫43对应的开口A。光刻胶图案51可以通过使用正性光刻胶材料得到。可替代地，该光刻胶图案51可以通过使用负性光刻胶材料得到。
如图7所示，执行电镀操作，从而光刻胶图案51中的开口被金属填充以形成凸块53。适合于形成凸块53的金属的实例包括金(Au)和镍(Ni)并且可以包括其它合适的金属。这些金属可以单独使用或以其组合使用。
如图8所示，在凸块53形成之后，不是立刻剥去光刻胶图案51，而是将粘合材料涂于光刻胶图案51上和凸块53上以形成粘合层60。该粘合材料可以包含树脂材料，并且该粘合层60在下文中可能被称为树脂层60。该粘合材料包含导电材料，从而使沉积在凸块53上的导电微粒30很好的电接触电极垫43。粘合层60中所采用的导电材料的实例可以包括银浆料。
如图9所示，导电微粒30被均匀地喷洒到粘合层60上。每个导电微粒30包括含有至少一个金属层的外层部分和包括如弹性聚合体的弹性材料的内部部分。该外层部分可以包括单金属层，或者可以包括具有不同组分的第一金属层和第二金属层。形成外层部分的金属的实例可以包括金(Au)、镍(Ni)或铜(Cu)。这些金属可以单独使用或以其组合使用。
墨水喷射器或精细的喷嘴或其它适合的装置可以被用来将导电微粒30均匀地施加到粘合层60上，从而增加导电微粒30分布的均匀性。
当导电微粒30被黏附到粘合层60以后，光刻胶图案51将被去掉，和所述UBM层49(如果存在)也被蚀刻从而使得UBM层49仅仅存在于凸块53之下。
如图10所示，经过上述的各个步骤，具有附于凸块53的导电微粒30的LCD装置的驱动电路终于被形成。驱动电路40包括集成电路41、在集成电路41上形成的电极垫43、电极垫43上形成的凸块53、形成于凸块53上的导电粘合层60以及沉积于粘合层60上的导电微粒30。
附图11A和11B是用来解释说明依照本发明的一个示范性实施例中的驱动电路中所使用的导电微粒的横截面图。附图11A和11B说明了导电微粒30的形状和结构。
如图11A和11B所示，导电微粒30均匀地将凸块53和LCD面板相互电连接以减少电连接电阻。在图11A中，导电微粒30a包括含有层31的外层部分，该层31包括如金属的电传导材料。该导电微粒30a也包括含有如弹性聚合体的弹性材料的内部部分34a。在图11B中，导电微粒30b包括外层部分和内部部分34b，该外层部分包括具有不同组成成分的第一金属层31和第二金属层32，该内部部分包括如弹性聚合体的弹性材料。形成外层部分的金属的实例可以包括金(Au)、镍(Ni)和铜(Cu)。这些金属可以单独使用或组合使用。可替代地，其它具有良好电传导性的金属材料可以应用于在这些金属层中。
图12是用来说明通过采用各向异性导电膜(ACF)将传统驱动电路安装到LCD装置上的方法的横截面图。图13是采用ACF的LCD装置上传统驱动电路的结构的横截面图。
如图12和13所示，驱动电路70和LCD面板通过ACF 90彼此电连接。在通过ACF 90的连接中，该ACF90粘结到可以是玻璃基板的TFT阵列基板81上，而驱动电路70与该ACF 90结合。然后，在最后的键合过程中，多个导电微粒35流动于ACF 90中，和其中一些颗粒在凸块75和TFT阵列基板81上的垫83之间被捕获，这样就将驱动电路70电连接到了TFT阵列基板81上的垫83上。然而，仅仅约10％到30％的导电微粒被用来建立这种电连接，由此，大量的导电微粒35被浪费了。另外，随着凸块75的面积的减小，凸块75上所能捕获的导电微粒的数量也会减小，且这导致了电连接的电阻的增大。此外，如参照附图3和4进行的描述，开路和短路故障可以在这种常规布置中出现。
图14是说明采用非导电膜(NCF)在LCD装置上依照本发明示范性实施例安装驱动电路的方法的横截面图。图15是说明采用非导电浆料(NCP)在LCD装置上依照本发明示范性实施例安装驱动电路的方法的横截面图。图16是说明在LCD装置上依照本发明的示范性实施例的驱动电路的结构的横截面图。
如图14和15所示，具有形成于凸块53上的导电微粒30的驱动电路40被安装到LCD面板的TFT阵列基板81上。
该TFT阵列基板81是被清洗过的，从而异物可以不存在于TFT阵列基板81上。然后，NCF 70或者NCP 75被结合到形成于TFT阵列基板81上的垫83上。该NCF 70和NCP 75是粘性且非导电的。该非导电粘合剂可以包括非导电膜、非导电浆料、紫外线固化粘合剂或环氧族粘合剂。然后，驱动电路上的凸块53被结合到其上已结合有NCF 70或NCP 75的垫83上。如图16所示，当实行最后键合时，响应于最后键合期间施加的压力，导电微粒30将凸块53和垫83互相电连接。
尽管凸块53之间的距离是不规则的，但是内部弹性部分34a和34b可以补偿这种不规则性，从而保持稳定的电连接。
根据本发明，导电微粒被安置于用于LCD装置的驱动电路的凸块上，从而改进LCD面板和驱动电路之间的电接触。该导电微粒包括含有弹性材料的内部部分，尽管凸块之间的距离是不规则的，该包括弹性聚合体内部部分的导电微粒可以补偿凸块之间的不规则性。这样，当驱动电路被安装到LCD面板上之后，可得到稳定的电连接，从而减少电连接的电阻并防止可靠性方面的缺陷。另外，导电微粒没有安置于凸块之间，于是排除了凸块之间产生电短路可能。同样，即使凸块和LCD面板的垫间的间距不同时，通过导电微粒的压缩经由导电微粒可以将凸块电连接到LCD面板的垫，并由此防止了电开路缺陷。进一步地，凸块可以具有窄间距，从而可减小芯片的尺寸以增加每块晶片的净芯片数量，由此降低制造成本。这样，该驱动电路就可以应用于具有窄间距的LCD显示IC(LDI)。
尽管已经描述了本发明的示范性实施例，但可以理解，本发明不应被限制为这几个示范性实施例，而在如权利要求所述的本发明的精神和范围内的情况下，本领域技术人员可以做出各种不同的修正和改变。

Claims (12)

1.一种用于液晶显示装置的驱动电路，包括：
集成电路，产生信号；
电极垫，形成在所述集成电路上，以外传递所述信号；
凸块，形成在所述电极垫上以接收所述信号；
导电微粒，形成在所述凸块上以将所述凸块电连接到外部电子装置；以及
安置在该凸块和该导电微粒之间的树脂层，所述树脂层是导电的。
2.如权利要求1所述的驱动电路，其中，所述导电微粒包括含有导电材料的外层和包括弹性聚合物材料的内部部分。
3.如权利要求2所述的驱动电路，其中，该导电材料包括从由金和镍组成的组中选择的至少一种金属。
4.一种制造用于液晶显示装置的驱动电路的方法，包括：
在具有电极垫的晶片的芯片上形成第一钝化层；
在所述第一钝化层中设置开口以暴露部分的电极垫；
在具有该第一钝化层的所述芯片上形成第二钝化层；
在所述第二钝化层中设置开口以再次暴露所述部分的电极垫；
在该第二钝化层上形成金属层；
形成具有相应于该垫的开口的光刻胶图案；
用金属填充所述光刻胶图案中的所述开口以形成凸块；
在所述凸块和该光刻胶图案上形成具有电传导性的树脂层；
将导电微粒喷洒到所述树脂层上；以及
去除该光刻胶图案，使得所述导电微粒仅保留在该凸块上。
5.如权利要求4所述的方法，其中，该导电微粒使用墨水喷射器或精细喷嘴喷洒到该树脂层上。
6.如权利要求5所述的方法，其中，每个导电微粒包括含有导电材料的外层和包括弹性聚合物材料的内部部分。
7.一种液晶显示装置，包括：
驱动电路，包括：
集成电路，产生信号；
电极垫，形成在所述集成电路上，以外传递所述信号；
凸块，形成在所述电极垫上以接收所述信号；
导电微粒，形成在所述凸块上；以及
安置在该凸块和该导电微粒之间的树脂层，所述树脂层是导电的；
薄膜晶体管阵列基板，包括通过所述驱动电路的所述导电微粒电连接到该驱动电路的该凸块的垫；
滤色器基板，面对所述薄膜晶体管阵列基板；以及
液晶层，安置在该薄膜晶体管阵列基板和所述滤色器基板之间。
8.如权利要求7所述的液晶显示装置，其中，该驱动电路包括多个相互电绝缘的凸块。
9.如权利要求7所述的液晶显示装置，进一步包括配置成将该驱动电路的该凸块粘合到该薄膜晶体管阵列基板的非导电粘合体。
10.如权利要求9所述的液晶显示装置，其中，所述非导电粘合体包括从由非导电膜、非导电浆料、紫外线粘合剂和环氧族粘合剂组成的组中选择出的至少一个。
11.如权利要求7所述的液晶显示装置，其中，该导电微粒包括含有导电材料的外层和包括弹性聚合物材料的内部部分。
12.如权利要求11所述的液晶显示装置，其中，所述导电材料包括从由金和镍组成的组中选择出的至少一种金属。
CN2007103051965A 2006-11-22 2007-11-22 液晶显示装置的驱动电路及制造方法和具有其的显示装置 Active CN101188219B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR115743/06 2006-11-22
KR20060115743A KR101309319B1 (ko) 2006-11-22 2006-11-22 액정표시장치 구동회로 및 그의 제조방법과 액정표시장치구동회로가 실장 된 액정표시장치

Publications (2)

Publication Number Publication Date
CN101188219A CN101188219A (zh) 2008-05-28
CN101188219B true CN101188219B (zh) 2012-01-25

Family

ID=39390406

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2007103051965A Active CN101188219B (zh) 2006-11-22 2007-11-22 液晶显示装置的驱动电路及制造方法和具有其的显示装置

Country Status (6)

Country Link
US (1) US8576368B2 (zh)
EP (1) EP1942365A3 (zh)
JP (1) JP2008129595A (zh)
KR (1) KR101309319B1 (zh)
CN (1) CN101188219B (zh)
TW (1) TW200834155A (zh)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20090095026A (ko) * 2008-03-04 2009-09-09 삼성전자주식회사 표시 장치 제조 방법
CN102237329B (zh) * 2010-04-27 2013-08-21 瑞鼎科技股份有限公司 芯片结构及其芯片接合结构与制造方法
US9142533B2 (en) 2010-05-20 2015-09-22 Taiwan Semiconductor Manufacturing Company, Ltd. Substrate interconnections having different sizes
TWI451372B (zh) * 2010-07-26 2014-09-01 Au Optronics Corp 修補線路的方法
TWI419095B (zh) * 2010-10-25 2013-12-11 Au Optronics Corp 顯示器
CN102122481B (zh) * 2010-11-01 2014-09-03 友达光电股份有限公司 显示器
US9425136B2 (en) 2012-04-17 2016-08-23 Taiwan Semiconductor Manufacturing Company, Ltd. Conical-shaped or tier-shaped pillar connections
US9299674B2 (en) 2012-04-18 2016-03-29 Taiwan Semiconductor Manufacturing Company, Ltd. Bump-on-trace interconnect
JP2014026042A (ja) * 2012-07-25 2014-02-06 Japan Display Inc 表示装置
TWI457890B (zh) * 2012-08-17 2014-10-21 Macroblock Inc Display structure and display
US9111817B2 (en) 2012-09-18 2015-08-18 Taiwan Semiconductor Manufacturing Company, Ltd. Bump structure and method of forming same
KR101476686B1 (ko) * 2013-04-01 2014-12-26 엘지전자 주식회사 반도체 발광 소자를 이용한 디스플레이 장치
KR102417804B1 (ko) * 2015-07-01 2022-07-06 엘지디스플레이 주식회사 디스플레이 장치
KR20180070774A (ko) * 2016-12-16 2018-06-27 삼성디스플레이 주식회사 기판, 전자 장치 및 이를 구비하는 표시 장치
TWI742163B (zh) * 2017-09-25 2021-10-11 優顯科技股份有限公司 對目標電路基板形成預導電陣列之方法、應用前述方法於目標電路基板形成導電結構之製程、目標電路基板之預導電陣列、以及目標電路基板之導電結構陣列
CN109801888A (zh) 2017-11-16 2019-05-24 群创光电股份有限公司 第一电子元件及包含第一电子元件的显示设备
US11119616B2 (en) 2018-11-01 2021-09-14 Apple Inc. Trace transfer techniques for touch sensor panels with flex circuits
US11853515B2 (en) 2018-12-19 2023-12-26 Apple Inc. Ultra-thin touch sensors
KR20210122359A (ko) * 2020-03-30 2021-10-12 삼성디스플레이 주식회사 표시 장치 및 표시 장치 제조 방법
KR102448823B1 (ko) * 2022-01-12 2022-09-29 주식회사 엠시스 프리코팅된 COF(Chip on film) 제조방법 및 이 제조 방법에 의하여 제조된 COF 구조

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1051282A (zh) * 1989-10-27 1991-05-08 格雷斯公司 印刷电路板、其制造方法及在其上连接电子元件的方法
CN1267395A (zh) * 1997-08-21 2000-09-20 时至准钟表股份有限公司 半导体装置及其制造方法
CN1402304A (zh) * 2001-08-06 2003-03-12 联华电子股份有限公司 激光修复过程
US20040134974A1 (en) * 2003-01-10 2004-07-15 Se-Yong Oh Solder bump structure and method for forming a solder bump
CN1532905A (zh) * 2003-03-26 2004-09-29 精工爱普生株式会社 电子部件的制造方法、电子部件、电子部件的安装方法和电子装置

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4606962A (en) * 1983-06-13 1986-08-19 Minnesota Mining And Manufacturing Company Electrically and thermally conductive adhesive transfer tape
JPH0740496B2 (ja) * 1989-03-01 1995-05-01 シャープ株式会社 電極上への導電性粒子の配置方法
JP3276459B2 (ja) 1993-05-21 2002-04-22 オプトレックス株式会社 電気光学装置の製造法
JPH11135925A (ja) * 1997-10-30 1999-05-21 Toshiba Corp 電子部品の実装方法及び導電粒子の転写方法
KR100737896B1 (ko) * 2001-02-07 2007-07-10 삼성전자주식회사 어레이 기판과, 액정표시장치 및 그 제조방법
JP3711873B2 (ja) * 2001-02-19 2005-11-02 ソニーケミカル株式会社 バンプレスｉｃチップの製造方法
JP2003309255A (ja) 2002-04-16 2003-10-31 Canon Inc 半導体装置
TW548771B (en) * 2002-10-08 2003-08-21 Advanced Semiconductor Eng Structure of solder bump
KR101209489B1 (ko) * 2003-08-22 2012-12-07 엘지디스플레이 주식회사 액정표시장치
JP4100315B2 (ja) 2003-09-29 2008-06-11 セイコーエプソン株式会社 電気光学装置の製造方法
JP2005229044A (ja) * 2004-02-16 2005-08-25 Seiko Epson Corp 電子部品の製造方法、電子部品および電子機器
TWI231045B (en) * 2004-02-19 2005-04-11 Au Optronics Corp TFT substrate and its fabricating method
JP4103835B2 (ja) * 2004-04-08 2008-06-18 セイコーエプソン株式会社 電子部品の製造方法
KR101049252B1 (ko) * 2004-08-23 2011-07-13 삼성전자주식회사 테이프 배선 기판, 그 테이프 배선 기판을 포함하는반도체 칩 패키지 및 그 반도체 칩 패키지를 포함하는액정 표시 장치
KR100642765B1 (ko) * 2004-09-15 2006-11-10 삼성전자주식회사 하이브리드 범프를 포함하는 미세전자소자칩, 이의패키지, 이를 포함하는 액정디스플레이장치 및 이러한미세전자소자칩의 제조방법
JP2006237412A (ja) 2005-02-28 2006-09-07 Seiko Instruments Inc 半導体装置の製造方法および電子機器の製造方法
US20060211232A1 (en) * 2005-03-16 2006-09-21 Mei-Jen Liu Method for Manufacturing Gold Bumps
KR100801073B1 (ko) * 2005-10-06 2008-02-11 삼성전자주식회사 도전성 입자를 포함하는 범프를 구비하는 반도체 칩 및 이의 제조 방법
KR100804392B1 (ko) * 2005-12-02 2008-02-15 주식회사 네패스 반도체 패키지 및 그 제조 방법
US7635643B2 (en) * 2006-04-26 2009-12-22 International Business Machines Corporation Method for forming C4 connections on integrated circuit chips and the resulting devices
US20070267745A1 (en) * 2006-05-22 2007-11-22 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device including electrically conductive bump and method of manufacturing the same
US7476980B2 (en) * 2006-06-27 2009-01-13 Infineon Technologies Ag Die configurations and methods of manufacture
CN100511661C (zh) * 2007-02-01 2009-07-08 上海交通大学 带有弹性导电凸块的微电子元件及其制造方法和应用

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1051282A (zh) * 1989-10-27 1991-05-08 格雷斯公司 印刷电路板、其制造方法及在其上连接电子元件的方法
CN1267395A (zh) * 1997-08-21 2000-09-20 时至准钟表股份有限公司 半导体装置及其制造方法
CN1402304A (zh) * 2001-08-06 2003-03-12 联华电子股份有限公司 激光修复过程
US20040134974A1 (en) * 2003-01-10 2004-07-15 Se-Yong Oh Solder bump structure and method for forming a solder bump
CN1532905A (zh) * 2003-03-26 2004-09-29 精工爱普生株式会社 电子部件的制造方法、电子部件、电子部件的安装方法和电子装置

Also Published As

Publication number Publication date
EP1942365A3 (en) 2009-07-01
EP1942365A2 (en) 2008-07-09
US20080180376A1 (en) 2008-07-31
TW200834155A (en) 2008-08-16
KR20080046371A (ko) 2008-05-27
JP2008129595A (ja) 2008-06-05
CN101188219A (zh) 2008-05-28
KR101309319B1 (ko) 2013-09-13
US8576368B2 (en) 2013-11-05

Similar Documents

Publication Publication Date Title
CN101188219B (zh) 液晶显示装置的驱动电路及制造方法和具有其的显示装置
US6621168B2 (en) Interconnected circuit board assembly and system
KR100676156B1 (ko) 전자 소자의 실장 방법, 전자 장치의 제조 방법, 회로 기판및 전자 기기
CN102460668B (zh) 半导体芯片的安装结构
US7403256B2 (en) Flat panel display and drive chip thereof
CN100524705C (zh) 半导体封装及其制造方法
KR100456064B1 (ko) 극미세 피치 ｃｏｇ 기술용 이방성 전도성 필름
CN109509425A (zh) 电致发光显示装置和用于电致发光显示装置的驱动器ic薄膜单元
US20050148165A1 (en) Conductive pattern producing method and its applications
US5034245A (en) Method of producing connection electrodes
US6977707B2 (en) Display device and wiring substrate including electric wiring formed of conductive film
CN106318244A (zh) 核层技术异方性导电胶膜
JP4575845B2 (ja) 配線接続構造および液晶表示装置
WO2022120605A1 (zh) 阵列基板、发光基板和显示装置
US7206056B2 (en) Display device having a terminal that has a transparent film on top of a high resistance conductive film
CN101508873A (zh) 导电性粘结膜、其制造方法、使用其的电子设备及其制造方法
CN101252105A (zh) 电路板结构、覆晶电路和驱动电路的布线结构
CN112768590A (zh) 一种显示面板的制备方法及显示面板
CN109628002A (zh) 异方性导电胶带及其制作方法
KR20080053593A (ko) 표시 패널 및 그 제조 방법
CN105474376A (zh) 半导体器件
US6747215B2 (en) Fat conductor
CN1210683C (zh) 平面显示器及其驱动芯片
CN115762329A (zh) 绑定结构、显示模组及显示装置
CN116646345A (zh) 一种兼容夜视功能的高对比度显示器件

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: SAMSUNG MONITOR CO., LTD.

Free format text: FORMER OWNER: SAMSUNG ELECTRONICS CO., LTD.

Effective date: 20121030

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20121030

Address after: Gyeonggi Do, South Korea

Patentee after: Samsung Display Co., Ltd.

Address before: Gyeonggi Do, South Korea

Patentee before: Samsung Electronics Co., Ltd.