CN100533742C - 具有可选金属栅极材料的非易失性半导体存储器件 - Google Patents
具有可选金属栅极材料的非易失性半导体存储器件 Download PDFInfo
- Publication number
- CN100533742C CN100533742C CNB2005101199530A CN200510119953A CN100533742C CN 100533742 C CN100533742 C CN 100533742C CN B2005101199530 A CNB2005101199530 A CN B2005101199530A CN 200510119953 A CN200510119953 A CN 200510119953A CN 100533742 C CN100533742 C CN 100533742C
- Authority
- CN
- China
- Prior art keywords
- metal
- layer
- dielectric
- gate
- work function
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000002184 metal Substances 0.000 title claims abstract description 61
- 229910052751 metal Inorganic materials 0.000 title claims abstract description 61
- 239000000463 material Substances 0.000 title claims abstract description 29
- 239000004065 semiconductor Substances 0.000 title claims abstract description 26
- 239000000758 substrate Substances 0.000 claims abstract description 21
- 239000000203 mixture Substances 0.000 claims abstract description 6
- 230000015654 memory Effects 0.000 claims description 46
- 230000004888 barrier function Effects 0.000 claims description 44
- 230000006870 function Effects 0.000 claims description 41
- 238000007667 floating Methods 0.000 claims description 29
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 19
- 229920005591 polysilicon Polymers 0.000 claims description 17
- 229910004298 SiO 2 Inorganic materials 0.000 claims description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 6
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims description 6
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 claims description 5
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 5
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 5
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 5
- 229920006385 Geon Polymers 0.000 claims description 4
- 229910004129 HfSiO Inorganic materials 0.000 claims description 4
- 229910006501 ZrSiO Inorganic materials 0.000 claims description 4
- 239000003989 dielectric material Substances 0.000 claims description 4
- 239000010931 gold Substances 0.000 claims description 4
- 150000004767 nitrides Chemical class 0.000 claims description 3
- 229910021332 silicide Inorganic materials 0.000 claims description 3
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 3
- 229910000838 Al alloy Inorganic materials 0.000 claims description 2
- 229910052582 BN Inorganic materials 0.000 claims description 2
- PZNSFCLAULLKQX-UHFFFAOYSA-N Boron nitride Chemical compound N#B PZNSFCLAULLKQX-UHFFFAOYSA-N 0.000 claims description 2
- UQZIWOQVLUASCR-UHFFFAOYSA-N alumane;titanium Chemical compound [AlH3].[Ti] UQZIWOQVLUASCR-UHFFFAOYSA-N 0.000 claims description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 2
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 2
- 229910052737 gold Inorganic materials 0.000 claims description 2
- 229910052735 hafnium Inorganic materials 0.000 claims description 2
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 claims description 2
- 239000002905 metal composite material Substances 0.000 claims description 2
- 229910052763 palladium Inorganic materials 0.000 claims description 2
- 229910052697 platinum Inorganic materials 0.000 claims description 2
- 230000005641 tunneling Effects 0.000 abstract description 9
- 230000000903 blocking effect Effects 0.000 abstract 1
- 230000000694 effects Effects 0.000 description 13
- 229910052710 silicon Inorganic materials 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 238000000137 annealing Methods 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 230000004087 circulation Effects 0.000 description 4
- 230000014759 maintenance of location Effects 0.000 description 3
- 229910052752 metalloid Inorganic materials 0.000 description 3
- 150000002738 metalloids Chemical class 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 230000005689 Fowler Nordheim tunneling Effects 0.000 description 1
- 229910010413 TiO 2 Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 238000005094 computer simulation Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000001351 cycling effect Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000006396 nitration reaction Methods 0.000 description 1
- 230000002688 persistence Effects 0.000 description 1
- 238000005381 potential energy Methods 0.000 description 1
- 230000002035 prolonged effect Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000009885 systemic effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
- H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40117—Multistep manufacturing processes for data storage electrodes the electrodes comprising a charge-trapping insulator
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/792—Field effect transistors with field effect produced by an insulated gate with charge trapping gate insulator, e.g. MNOS-memory transistors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0416—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and no select transistor, e.g. UV EPROM
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0466—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells with charge storage in an insulating layer, e.g. metal-nitride-oxide-silicon [MNOS], silicon-oxide-nitride-oxide-silicon [SONOS]
Abstract
一种非易失半导体存储器件，它包括具有源区、漏区和在源区和漏区之间提供的沟道区的衬底，以及位于沟道区上部的栅极堆叠和位于栅极堆叠上部的金属栅极。金属栅极是由相对栅极堆叠的复合层具有特定金属逸出功的金属构成的，以使电子通过直接隧穿效应贯穿阻挡层的整个厚度。栅极堆叠优选地包括一种选自由ONO、ONH、OHH、OHO、HHH或HNH构成的多层堆叠组的多层堆叠，其中O为氧化物材料、N为SiN、H为高κ材料。
Description
发明领域
本发明涉及包括电荷俘获闪速存储器和浮栅闪速存储器在内的非易失性半导体存储器件，还涉及制造非易失性半导体存储器件的方法。
背景技术
非易失性存储器件是当外部电源去掉后仍能保持其内容的电子存储器件。半导体非易失性存储器件通常包括一个位于晶体管的栅极和沟道区之间用来俘获电荷的电荷俘获层。被俘获的电荷在沟道区中产生阈值电压差。阈值电压Vth根据非易失性存储器件是处于电荷被注入到电荷俘获层的写入(program)状态，还是处于使电子离开电荷俘获层的擦除状态而发生变化。这又改变了栅极电压Vth的电平以使电流通过沟道导通。正如所看到的那样，非易失性半导体存储器件的工作是通过电荷俘获层中所俘获或存储的电荷使阈值电压Vth发生变化的原理来实现的。
非易失性存储器中的一种为闪速存储器。闪速存储器进一步可以分为浮栅型闪速存储器和电荷俘获型闪速存储器。在浮栅(floating gate)存储器中，已经使用金属层或类金属层的浮栅作为电荷存储层。在电荷俘获存储器中，例如在半导体-氧化物-氮化物-氧化物-半导体(SONOS)存储器中，使用电荷俘获介电层。
本质上，存储器SONOS单元是传统的NMOS晶体管，但是具有一个大约2nm厚的栅极介电热氧化层、一个大约5nm厚的氮化硅层、以及一个厚度在5到10nm之间的第二氧化层。在正向栅极偏压下，电子可以从衬底通过超薄的氧化层(典型的隧穿层)隧穿到达氮化物层(典型的电荷俘获层)并随后被俘获。例如，氮化硅具有俘获电子的固有属性。由于俘获的负电荷，晶体管的阈值电压会升高。同样地，也可以通过在栅极上施加负电压而使阈值电压降低，从而从氮化层中释放出电子。所以，SONOS型存储单元是一种电荷俘获闪速存储器，其中存储单元中的数据状态可以通过与存储在电荷俘获层中的电荷总量相关的工作特性来确定。
这些类型的存储器件的一个缺点是由相对较差的擦除效率的特性产生的，这使它们不能满足在大约-3伏的阈值电压Vth(V)下擦除时间为10-3秒的向后兼容的要求。已知的电荷俘获闪速存储器是由于电子通过阻挡层的反向隧穿的原因而具有这一问题。在已知的SONOS器件中，电子的反向隧穿效应造成擦除阈值电压Vth不能充分地或足够快地回落。例如，已知器件中的擦除阈值电压Vth状态通常应该在所期望的约10-3秒的擦除时间内从大约1伏降到大约-3伏。擦除阈值电压Vth的状态可能会继续下降或者甚至会升高，特别是当栅极偏压大约为-17伏到-15伏时。注意，在我们的器件中，阈值电压Vth等于平带(flat band)电压VFB加上0.5伏。
随着非易失性存储器件的设计规则的大幅度减小，特别是对于更小尺寸的单元而言，提高擦除效率变得更为重要。为了提高擦除效率，本发明人已经对促使擦除效率恶化的电子的反向隧穿特性的改善进行了研究。
在擦除操作中，由于电压施加在栅极上，所以位于栅极和电荷俘获层之间的电子反向隧穿是从栅极向电荷俘获层移动。这一反向隧穿意味着电子从控制栅极提供到电荷俘获层，从而减少或减缓了电子数量的下降，结果延长了擦除操作并且另一方面也降低了擦除效率。
图1示意性给出了US609282中的一个非易失性ONO堆叠闪速存储器。它包括一个具有源区10a和漏区10b以及位于它们之间的沟道区10c的硅衬底10。在沟道区10c以上是二氧化硅SiO2的介电层11(“O”)、氮化硅SiN的电荷俘获层12(“N”)、以及另一SiO2介电层(“O”)例如作为阻挡层13。在该实例中，控制栅极14或者是逸出功为4.1eV的N+多晶硅，或者是逸出功为5.1eV的P+多晶硅。使用多晶硅而不是金属作为控制栅极，是因为二氧化硅在暴露于金属时有形成硅化物的倾向。也就是说，金属与硅的结合会引起不稳定。
图2显示了几种公开的与具有相对较厚的高K介电层并据称可以实现更好写入的栅极材料无关的堆叠结构。
图3显示了前两图的混合即多晶硅-HfO2(高κ材料)堆叠。正如E.Cartier等人在“Systemic Study of pFET Vt with Hf-Based Gate Stacks with Poly-Si andFUSI Gates，”VLSI 2004-VLSI Technology/Circuits Symposium，IEEE，June，2004中所报告的那样，这种结构存在的问题是在HfO2中费米能级钉扎的表观效应。
如图4所示，4.5nm厚SiO2的费米能级的位置会根据退火温度发生变化，但是4nm的HfO2或者具有1nm的SiON的4nm的HfO2的高κ材料则不会这样。当4nm厚层HfO2的退火温度从大约600摄氏度升高到大约1000摄氏度时，P+多晶硅的费米能级的位置起初从大约为0.3升高到大约为0.4或0.5，然后降回到大约为0.3。在同样的退火温度下，4.5nm厚SiO2层的费米能级的位置从大约为0(本征能级)下降到大约为-0.6(P+多晶硅栅极的初始值)。
因此，由于反向隧穿效应的存在，不管用于材料的退火温度怎样，高κ材料与P+多晶硅构成的栅极都不相兼容。反向隧穿效应导致了相对较差的擦除效率。这样看来费米能级钉扎发生影响了这种结构，至少妨碍了其在电荷俘获介电非易失性存储器中的效用。所以，仍然存在着减少浮栅型和电荷俘获型非易失性存储器中通过阻挡介电层的反向隧穿的必要。
发明内容
本发明提供了一种制造非易失性存储器件的方法，其中控制金属栅极具有可以有效提供一个相对大的势垒高度从而有效地抑制电子通过阻挡介电层发生反向隧穿的逸出功。
附图说明
结合附图并通过以下对示范性实施例的描述，本发明的上述及其它特点和优势将变得更加明显，同时本发明并不局限于这些实施例。
图1显示了一个传统的非易失性存储器的结构。
图2显示了图1所示非易失性存储器结构的栅极堆叠的变化。
图3显示了多晶硅/HfO2堆叠结构。
图4显示了致使图3所示的传统结构无法达到效果的问题。
图5显示了一个典型的浮栅堆叠非易失性存储器件。
图6显示了一个典型的电荷俘获闪速存储非易失性存储器件。
图7a和7b图示了本发明对于势垒高度的影响。
图8显示了不同氧化物的带隙与介电常数之间的关系。
图9显示了不同氧化物的能带排列。
图10显示了氧化物的带隙与介电常数之间的关系。
图11显示了金属逸出功与介电常数之间的关系。
图12显示了写入特性。
图13a、13b和13c分别显示了在-10伏偏压、-12伏偏压和-14伏偏压下的擦除特性。
图14显示了根据本发明一个示范性实施例的O/SiN/H/M电荷俘获非易失性存储器件的电压阈值与擦除时间之间的关系。
具体实施方式
现在将结合附图更为全面地描述本发明，其中给出了本发明的示范性实施例。然而，本发明可以以很多不同的形式来实现，而不应被理解为局限于这里所给出的这些实施例；更确切地说，所提供的这些实施例是为了使本公开更为彻底和完整，并全面地将本发明的概念传达给本领域技术人员。
图5显示了一个浮栅堆叠型非易失性存储器50，它包括一个例如由硅构成的衬底51。衬底51也可以使用其它材料，但是硅目前最为普遍。在衬底51中形成源极51a和漏极51b，在它们之间形成沟道区51c。应该注意到，在本例中，术语“衬底”应作宽泛的解释，包括晶片或其它刚性或柔性的衬底形式，同时也包括沉积或生长有不同附加层的实例。可以通过任何适当的方式来形成衬底51以及源极、漏极和沟道区51a-51c。
在沟道区上形成栅极堆叠56。从衬底50开始，栅极堆叠56按照离开衬底50的顺序包括隧道层52、电荷俘获层53、阻挡层54、以及控制栅极55。在图5所示的浮栅堆叠56中，电荷俘获层53是由导电材料如金属或类金属材料构成的浮栅。隧道层52是一个介电层，阻挡层54也是一个介电层。电子从控制栅极55向浮栅53隧穿的频率通过电荷阻挡介电层54来控制。如果使用高K材料作为隧道介电层，浮栅应该为具有高逸出功的金属或类金属材料。
电荷阻挡介电层54优选地由具有高介电常数κ的材料构成，例如绝缘体。考虑到控制栅极55的金属、阻挡层54的介电材料以及构成电荷俘获层53的浮栅的结结构处的能带，可以理解提高金属栅层55的逸出功在增大阻挡层的势垒高度方面的效果，正如下面结合图7a和7b所作解释的那样。
图6具有一个与图5中的存储器50相类似的结构，只是表示一个电荷俘获型的闪速非易失性存储器件60。类似图5的实施例，举例来说，衬底61可以由硅或其它适合的衬底材料构成。衬底61中，在源极61a和漏极61b之间形成沟道区61c。在沟道区61c上形成栅极堆叠66。栅极堆叠66顺序包括隧道层62、电介质形式的电荷俘获层63、阻挡层64和控制栅极65。
隧道层52、62优选地由象热氧化物这样的电介质构成，更优选地是选自由SiO2、Al2O3、MgO、SrO、SiN、BaO、TiO、Si3N4、Ta2O5、BaTiO3、BaZrO、ZrO2、HfO2、Y2O3、ZrSiO、HfSiO以及LaAlO3构成的组中的一种电介质。图8给出了这些材料中的一部分的介电常数，图9给出了这些材料中的其它一部分的能带排列。典型厚度在几纳米的范围内，例如1-3nm，优选为2nm。
用于电荷俘获层53、63的材料在图5和6所示的实施例中是不同的。在图5中，电荷俘获层是浮栅，优选地由选自由多晶硅、诸如铂(Pt)、金(Au)、钛铝合金(TiAlN)、钯(Pd)的高逸出功金属构成的组，或由金属氮化物、金属硼氮化物、金属硅氮化物、金属铝氮化物和金属硅化物构成的金属复合物组中选择的一种材料构成。优选地使用具有高逸出功的金属作为浮栅电极，特别是对于使用高κ材料作为隧穿介电层的。
在图6中，电荷俘获层63是俘获介电层，优选地由选自由SiN、富Si的SiN、富Si的SiON、富Si的SiOx、富Ge的GeON、富Ge的GeN、富Ge的GeO、掺入Si的GeO、掺入Si的GeON、掺入Si的GeN、掺入Ge的SiN构成的组中的一种材料构成。
1.[掺入M1的M2N，掺入M1的M2ON，掺入M1的M2Ox。在这种情况下，M1和M2不同。M1和M2为金属、Si或Ge]。
2.[富M的MNx，富M的MON，富M的MOx。在这种情况下，M为金属、Si或Ge]
阻挡层54、64也是电介质。阻挡层54、64优选地为一种热氧化物，更优选地是选自由SiO2、Al2O3、MgO、SrO、SiN、BaO、TiO、Si3N4、Ta2O5、BaTiO3、BaZrO、ZrO2、HfO2、Y2O3、ZrSiO、HfSiO以及LaAlO3构成的组。
控制栅极55、65是一种导电材料，优选地为一种金属，并具有大于4.9eV的特定逸出功。
正如图7a和7b所作的说明，通过提高控制栅极的逸出功的绝对值，举例来说，金属栅极层55、65的费米能级(EF)和阻挡介电层54、64的导电能级(EC)之间的差值会相对增大，因此，可能降低电子隧穿电荷阻挡层54、64的几率。如图7a和7b所示，图7a的能带图显示了传统的N+-多晶硅栅极结构。来自控制栅极的电子可以通过Fowler-Nordheim(FN)隧穿效应隧穿阻挡层氧化物到达电荷存储介电层。相比之下，如图7b所示，根据本公开的可选的(alternative)栅极材料的能带图具有相对较大的电逸出功，导致较大的势垒高度。来自栅极的电子必须通过Fowler-Nordheim隧穿效应隧穿阻挡层54、64的整个宽度。举例来说，Fowler-Nordheim隧穿定义为，例如在高电场下流经氧化物中的MOS结构的电流。Fowler-Nordheim隧穿的几率与电子所隧穿的宽度有关。在大多数情况下，认为这是氧化物的厚度，例如，如图2所示。然而，这里所披露的本实施例通过选择性地使用高κ材料和高逸出功的金属来设定Fowler-Nordheim隧穿。
因此，通过提高金属控制栅极的逸出功的绝对值，举例来说，金属栅极层55、65的费米能级(EF)和阻挡介电层54、64之间的差值会相对地增大。金属的逸出功Φ增大，则金属的费米能级Ef下降，结的势垒高度升高，从而降低了电子隧穿电荷阻挡层54、64的几率。所以，通过选择阻挡层54、64的介电层和控制栅极55、65的金属，有可能降低电子隧穿电荷阻挡层的几率。在本发明所公开的实施例中，电子的反向隧穿可以得到抑制。
应当注意到，逸出功通常定义为固体中最弱束缚的价电子所必须具有的、能够使其在绝对零度(0K)下动能为零的情况下释放到外部真空的最小势能。在可以用来作为控制栅极的可能的金属中列出以下这些，括号中为它们的逸出功，Hf[3.9]、Zr[4.05]、Ta[4.25]、Al[4.28]、Nb[4.3]、Ti[4.33]、W[4.55]、Mo[4.6]、Ru[4.71]、Au[5.1]、Ni[5.15]、Ir[5.27]和Pt[5.65]。在它们中间，高逸出功金属优选地作为用于这些类型的半导体器件的传统材料。也应该注意到，高κ电介质，一般理解为κ大于或等于4.0(SiO2)，优选地大于多晶硅的κ值(4.1)。
图8显示了不同氧化物的介电常数与带隙之间的关系，包括SiO2、Al2O3、MgO、HfO2、SrO、SiN、Ta2O5、BaO和TiO2。其中，SiN中电荷俘获的本征特性对于如图6中存储器件60所示的电荷俘获闪速存储器件来说是理想的。
图9显示了不同氧化物的能带排列(eV)，其中氧化物的导带偏移表示为正值，氧化物的价带偏移表示为负值，当然，它们是不同的材料。
图10和图11显示了本公开的主要特征。图10显示了不同材料的氧化物的带隙与介电常数的关系。显然，氧化物的带隙随着介电常数增大而下降。氧化物的导带偏移正比于氧化物的带隙。不考虑电子的反向隧穿效应时可以表示为如下方程：
金属逸出功＝7.8-0.85*势垒高度
金属逸出功＝6.85-0.25*带隙
所以，提高势垒高度通过金属逸出功的选择而与带隙有直接关系。如图11所示，显示了不同的阻挡氧化物的金属逸出功与介电常数的关系。在这里，所示SiO2和Al2O3形成一金属逸出功的趋势线，即阻挡氧化物的势垒高度随着金属逸出功的增大而降低。为了更好的写入/擦除特性，我们优选高K阻挡电介质。对于高K阻挡电介质，优选地使用具有更高逸出功的金属栅极。
图12显示了一个示范性实施例的写入特性，其给出了栅极/SiO2阻挡层的势垒高度。N+多晶硅3.1eV(多晶硅/SiO2)的势垒高度(图中所给的势垒高度值加上1eV表示4.1eV的金属逸出功)由等于4.1eV的金属逸出功表示。同时也显示了3.6eV的势垒高度或4.6eV的金属逸出功，以及4.1eV的势垒高度或5.1eV的金属逸出功。如图12所示，在施加的14伏、12伏和10伏的不同电平下电压偏移Vth发生变化。类似地，图13a、b和c分别显示了同样的势垒高度下-10伏偏压、-12伏偏压和-14伏偏压的擦除特性。可以看出，对于10-3秒的擦除时间，本发明的实施例通过模拟程序有望实现期望的负3伏阈值电压的目标，特别是在负12和负14伏偏压下。
图14显示了一个示范性O/N/H/M堆叠结构的阈值Vth(V)与擦除时间的关系。垂直的链节线表示业界所期望和要求的擦除时间。水平的虚线表示所期望的用于擦除非易失性存储器的阈值电压。如图14所示，根据计算机模拟，本发明的各个实施例可以实现这些期望的结果。
特别地，当阻挡层主要是由SiO2构成时，金属的特定金属逸出功应等于或大于4.4eV。当阻挡层为不同的高κ电介质时，即具有大于4.1eV的介电常熟值的电介质时，控制栅极的特定金属逸出功应在大于或等于4.9eV并且小于或等于5.5eV的范围内。应注意到这些值在多数情况下要加上或减去0.2eV，以反映由于阻挡层54、64和金属控制栅极55、65的界面处存在的杂质而可能引起的一些费米能级钉扎。
对于另一浮栅实施例，当隧道层为高K电介质时，浮栅53是由具有大于或等于4.9eV并小于或等于5.5eV的范围内的特定金属逸出功的金属构成的金属栅极。这样，可以更好地通过提高电子隧穿隧道层的势垒高度控制擦除和写入步骤。事实上，由于高势垒高度和良好的保持特性，当我们采用高κ隧道层、以及P+多晶硅作为浮栅时，由于如在图4中所讨论的费米能级钉扎效应，期望获得较低的电子通过隧道氧化物P+多晶硅(poly-Si)栅极的势垒高度。为了利用高逸出功浮栅的良好保持特性和高κ隧道层的良好写入/擦除特性的优点，优选使用高逸出功的金属浮栅。
通过以上所述将足够清楚地表明，在业界较为新近的高κ电介质的引入是栅极电介质，迄今，主要使用O/N/O器件作为SONOS型闪速存储器的应用。通过使用P+多晶硅栅极和相对较厚的阻挡层氧化物，可以减轻擦除问题。然而，由于设计规则减少，进一步地按比例缩小是不可避免的，从而提高了对高κ介电材料的需求。问题是不管退火温度是怎样的，高κ电介质由于上述费米钉扎效应而不能与P+多晶硅兼容。本发明的实施例通过使用金属栅极避免了这些问题。为了提高擦除效率并防止电子反向隧穿，使用了高逸出功的金属栅极。
对于O/N/O器件而言，预计具有4.6eV金属逸出功的金属栅极将满足亚52或57nm闪速存储器的要求，而不会在给定的擦除偏压条件下表现出任何明显的电子反向隧穿效应。具有5.1eV金属逸出功的金属栅极或O/N/H(其中H代表高κ电介质)将满足亚52或57nm闪速存储器的要求，并且不会在给定的擦除偏压条件下表现出任何明显的电子反向隧穿效应。所以，本发明的实施例可以极大地减小人们所知的对SONOS器件等有严重影响的电子反向隧穿效应。
根据本发明实施例的模拟，非易失性半导体存储器件应具有的写入速度在17V(相应阈值电压偏移(Vth)从-3V到1V)时为20微秒。擦除速度在18V(相应阈值电压偏移(Vth)从1V到-3V)时应为2毫秒。单元内电流优选地大于500nA。持久性(阈值电压偏移的变化)在100000次循环内(对于写入状态)小于0.3V。循环单元电流在100000次循环内应大于350nA，并且在250摄氏度2小时条件下的保持性(retention)(阈值电压偏移的变化)将小于0.3V。最后，读出扰乱(阈值电压偏移的变化)在100000次读出循环以及在10000次写入/擦除循环内将小于1V。
本发明已经通过示范性实施例进行了描述，但并不局限于这些实施例。在不脱离本发明范围的情况下，本领域的技术人员可以作出不同的变化和修改。例如，与现有技术相比，本发明的实施例可以实现更大的按比例缩放，同时保持或改善擦除效率，而不论高逸出功金属栅极是在俘获介电层实施例中的O/N/O、高κ堆叠的O/N/H、O/H/H、O/H/O或H/H/H序列，还是在浮栅(FG)实施例中的O/FG/H、O/FG/O或H/FG/H序列。
本申请根据于2004年10月8日提交到韩国知识产权局的韩国专利申请第10-2004-0080354号要求优先权，其公开的全部内容在此予以引用作为参考。
Claims (12)
1.一种非易失性半导体存储器件，包括：
衬底，所述衬底包括源区、漏区和在所述源区和所述漏区之间提供的沟道区；以及
位于所述沟道区上方的栅极堆叠，所述栅极堆叠包括顺序堆叠的隧道层、电荷俘获层、阻挡层和控制栅极，其中所述隧道层与所述沟道区相邻，并且
其中所述控制栅极是当阻挡层为具有大于4.1的介电值的高κ电介质时、由具有等于或大于4.9eV到等于或小于5.5eV范围内的特定金属逸出功的金属构成的金属栅极。
2.如权利要求1所述的非易失性半导体存储器件，其中所述存储器件是一种浮栅存储器件且所述电荷俘获层为浮栅。
3.如权利要求1所述的非易失性半导体存储器件，其中所述存储器件是一种电荷俘获闪速存储器且所述电荷俘获层为电荷俘获电介质。
4.如权利要求1所述的非易失性半导体存储器件，其中所述栅极堆叠包括一种选自由O/N/O/M、O/N/H/M、O/H/H/M、O/H/O/M、H/H/H/M或H/N/H/M构成的多层堆叠组的多层堆叠，其中O为氧化物材料、N为SiN、H为具有大于4.1的介电值的高K材料、M为具有所述特定逸出功的金属。
5.如权利要求1所述的非易失性半导体存储器件，其中所述隧道层是一种选自由SiO2、Al2O3、MgO、SrO、SiN、BaO、TiO、Si3N4、Ta2O5、BaTiO3、BaZrO、ZrO2、HfO2、Y2O3、ZrSiO、HfSiO和LaAlO3构成的组中的电介质。
6.如权利要求2所述的非易失性半导体存储器件，其中所述浮栅包括一种选自由多晶硅、铂、金、钛铝合金、钯构成的组、或由金属氮化物、金属硼氮化物、金属硅氮化物、金属铝氮化物和金属硅化物构成的金属复合物组中的材料。
7.如权利要求3所述的非易失性半导体存储器件，其中所述俘获电介质选自由SiN、富Si的SiN、富Si的SiON、富Si的SiOx、富Ge的GeON、富Ge的GeN、富Ge的GeO、掺入Si的GeO、掺入Si的GeON、掺入Si的GeN、掺入Ge的SiN构成的组。
8.如权利要求1所述的非易失性半导体存储器件，其中所述衬底是Si衬底。
9.一种浮栅非易失性半导体存储器件，包括：
衬底，所述衬底包括源区、漏区和在所述源区和所述漏区之间提供的沟道区；以及
位于所述沟道区上方的栅极堆叠，所述栅极堆叠包括顺序堆叠的隧道层、浮栅层、阻挡层和控制栅极，其中所述隧道层与所述沟道区相邻，并且
其中所述浮栅层是当所述隧道层为κ大于4.1的高K电介质时由具有等于或大于4.9eV到等于或小于5.5eV范围内的特定金属逸出功的金属构成的金属栅极。
10.如权利要求9所述的浮栅非易失性半导体存储器件，其中所述栅极堆叠包括一种选自由H/N/O/M、H/N/H/M、H/H/H/M或H/H/O/M构成的多层堆叠组的多层堆叠，其中O为氧化物材料、N为SiN、H为κ大于4.1的高κ材料、M为具有所述特定逸出功的金属。
11.如权利要求9所述的浮栅非易失性半导体存储器件，其中所述隧道层是一种选自由Al2O3、MgO、SrO、SiN、BaO、TiO、Si3N4、Ta2O5、BaTiO3、BaZrO、ZrO2、HfO2、Y2O3、ZrSiO、HfSiO和LaAlO3构成的组中的电介质。
12.如权利要求9所述的浮栅非易失性半导体存储器件，其中所述衬底是Si衬底。
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR20040080354 | 2004-10-08 | ||
| KR80354/04 | 2004-10-08 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1790718A CN1790718A (zh) | 2006-06-21 |
| CN100533742C true CN100533742C (zh) | 2009-08-26 |
Family
ID=36383108
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005101199530A Active CN100533742C (zh) | 2004-10-08 | 2005-10-08 | 具有可选金属栅极材料的非易失性半导体存储器件 |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US7391075B2 (zh) |
| JP (1) | JP2006114905A (zh) |
| KR (1) | KR100688575B1 (zh) |
| CN (1) | CN100533742C (zh) |
Families Citing this family (115)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7274601B2 (en) * | 2004-09-27 | 2007-09-25 | Macronix International Co., Ltd. | Programming and erasing method for charge-trapping memory devices |
| US20060198189A1 (en) * | 2005-01-03 | 2006-09-07 | Macronix International Co., Ltd. | Non-volatile memory cells, memory arrays including the same and methods of operating cells and arrays |
| US8482052B2 (en) * | 2005-01-03 | 2013-07-09 | Macronix International Co., Ltd. | Silicon on insulator and thin film transistor bandgap engineered split gate memory |
| US7315474B2 (en) * | 2005-01-03 | 2008-01-01 | Macronix International Co., Ltd | Non-volatile memory cells, memory arrays including the same and methods of operating cells and arrays |
| US7642585B2 (en) * | 2005-01-03 | 2010-01-05 | Macronix International Co., Ltd. | Non-volatile memory cells, memory arrays including the same and methods of operating cells and arrays |
| US8264028B2 (en) * | 2005-01-03 | 2012-09-11 | Macronix International Co., Ltd. | Non-volatile memory cells, memory arrays including the same and methods of operating cells and arrays |
| US7636257B2 (en) * | 2005-06-10 | 2009-12-22 | Macronix International Co., Ltd. | Methods of operating p-channel non-volatile memory devices |
| US7763927B2 (en) | 2005-12-15 | 2010-07-27 | Macronix International Co., Ltd. | Non-volatile memory device having a nitride-oxide dielectric layer |
| KR100771923B1 (ko) * | 2005-09-12 | 2007-11-01 | 삼성전자주식회사 | 소노스 타입의 비휘발성 메모리 장치 및 그 제조 방법 |
| US7462907B1 (en) * | 2005-11-07 | 2008-12-09 | Spansion Llc | Method of increasing erase speed in memory arrays |
| EP1818989A3 (en) * | 2006-02-10 | 2010-12-01 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor storage device and manufacturing method thereof |
| EP1837917A1 (en) * | 2006-03-21 | 2007-09-26 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
| JP5164404B2 (ja) * | 2006-03-21 | 2013-03-21 | 株式会社半導体エネルギー研究所 | 不揮発性半導体記憶装置 |
| TWI416738B (zh) * | 2006-03-21 | 2013-11-21 | Semiconductor Energy Lab | 非揮發性半導體記憶體裝置 |
| KR101488516B1 (ko) * | 2006-03-21 | 2015-02-02 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 불휘발성 반도체 기억장치 |
| EP1837900A3 (en) * | 2006-03-21 | 2008-10-15 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
| JP5164405B2 (ja) * | 2006-03-21 | 2013-03-21 | 株式会社半導体エネルギー研究所 | 不揮発性半導体記憶装置 |
| JP5164406B2 (ja) * | 2006-03-21 | 2013-03-21 | 株式会社半導体エネルギー研究所 | 不揮発性半導体記憶装置 |
| US8022460B2 (en) * | 2006-03-31 | 2011-09-20 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
| US7554854B2 (en) * | 2006-03-31 | 2009-06-30 | Semiconductor Energy Laboratory Co., Ltd. | Method for deleting data from NAND type nonvolatile memory |
| EP1840947A3 (en) | 2006-03-31 | 2008-08-13 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
| US7786526B2 (en) * | 2006-03-31 | 2010-08-31 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
| US7391652B2 (en) * | 2006-05-05 | 2008-06-24 | Macronix International Co., Ltd. | Method of programming and erasing a p-channel BE-SONOS NAND flash memory |
| US7948799B2 (en) * | 2006-05-23 | 2011-05-24 | Macronix International Co., Ltd. | Structure and method of sub-gate NAND memory with bandgap engineered SONOS devices |
| JP5483660B2 (ja) * | 2006-06-01 | 2014-05-07 | 株式会社半導体エネルギー研究所 | 半導体装置 |
| TWI431726B (zh) * | 2006-06-01 | 2014-03-21 | Semiconductor Energy Lab | 非揮發性半導體記憶體裝置 |
| TWI300931B (en) * | 2006-06-20 | 2008-09-11 | Macronix Int Co Ltd | Method of operating non-volatile memory device |
| US7746694B2 (en) * | 2006-07-10 | 2010-06-29 | Macronix International Co., Ltd. | Nonvolatile memory array having modified channel region interface |
| KR100823712B1 (ko) * | 2006-07-21 | 2008-04-21 | 삼성전자주식회사 | 반도체 장치의 제조 방법 |
| US20080032475A1 (en) * | 2006-08-02 | 2008-02-07 | Spansion Llc | Memory cell system with gradient charge isolation |
| JP4250642B2 (ja) | 2006-08-16 | 2009-04-08 | 株式会社東芝 | 不揮発性半導体メモリ |
| KR100843055B1 (ko) | 2006-08-17 | 2008-07-01 | 주식회사 하이닉스반도체 | 플래쉬 메모리 소자 및 그의 제조방법 |
| KR100759845B1 (ko) * | 2006-09-11 | 2007-09-18 | 삼성전자주식회사 | 불휘발성 메모리 장치 및 이의 제조 방법 |
| JP4314259B2 (ja) * | 2006-09-29 | 2009-08-12 | 株式会社東芝 | 不揮発性半導体メモリ |
| US7811890B2 (en) | 2006-10-11 | 2010-10-12 | Macronix International Co., Ltd. | Vertical channel transistor structure and manufacturing method thereof |
| KR100890040B1 (ko) * | 2006-10-23 | 2009-03-25 | 주식회사 하이닉스반도체 | 전하트랩층을 갖는 불휘발성 메모리소자 및 그 제조방법 |
| US7994564B2 (en) * | 2006-11-20 | 2011-08-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Non-volatile memory cells formed in back-end-of line processes |
| JP5376123B2 (ja) * | 2006-12-19 | 2013-12-25 | 日本電気株式会社 | 半導体装置 |
| US8686490B2 (en) | 2006-12-20 | 2014-04-01 | Sandisk Corporation | Electron blocking layers for electronic devices |
| KR101177277B1 (ko) | 2006-12-29 | 2012-08-24 | 삼성전자주식회사 | 금속-부도체 전이 물질을 이용한 비휘발성 메모리 소자 |
| JP2008210969A (ja) * | 2007-02-26 | 2008-09-11 | Renesas Technology Corp | 半導体装置およびその製造方法並びに半導体記憶装置およびその製造方法 |
| WO2008123264A1 (en) * | 2007-03-23 | 2008-10-16 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and manufacturing method thereof |
| US8030161B2 (en) * | 2007-05-23 | 2011-10-04 | Nanosys, Inc. | Gate electrode for a nonvolatile memory cell |
| KR20080104854A (ko) * | 2007-05-29 | 2008-12-03 | 삼성전자주식회사 | ＬａＡＩＯ막의 형성방법 및 이 방법으로 형성된ＬａＡＩＯ막을 포함하는 적층 구조물 |
| KR101520284B1 (ko) * | 2007-06-25 | 2015-05-14 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 반도체장치 |
| US7737488B2 (en) * | 2007-08-09 | 2010-06-15 | Macronix International Co., Ltd. | Blocking dielectric engineered charge trapping memory cell with high speed erase |
| US7851307B2 (en) * | 2007-08-17 | 2010-12-14 | Micron Technology, Inc. | Method of forming complex oxide nanodots for a charge trap |
| JP2009049300A (ja) * | 2007-08-22 | 2009-03-05 | Toshiba Corp | 半導体記憶装置の製造方法 |
| US7816727B2 (en) | 2007-08-27 | 2010-10-19 | Macronix International Co., Ltd. | High-κ capped blocking dielectric bandgap engineered SONOS and MONOS |
| KR20090025629A (ko) * | 2007-09-06 | 2009-03-11 | 삼성전자주식회사 | 비휘발성 메모리 소자 및 그 형성방법 |
| US7848148B2 (en) * | 2007-10-18 | 2010-12-07 | Macronix International Co., Ltd. | One-transistor cell semiconductor on insulator random access memory |
| US7643349B2 (en) * | 2007-10-18 | 2010-01-05 | Macronix International Co., Ltd. | Efficient erase algorithm for SONOS-type NAND flash |
| EP2063459A1 (en) * | 2007-11-22 | 2009-05-27 | Interuniversitair Microelektronica Centrum vzw | Interpoly dielectric for a non-volatile memory device with a metal or p-type control gate |
| JP2009224468A (ja) * | 2008-03-14 | 2009-10-01 | Toshiba Corp | 不揮発性半導体記憶装置 |
| KR20090103049A (ko) * | 2008-03-27 | 2009-10-01 | 주식회사 하이닉스반도체 | 반도체 소자의 제조 방법 |
| US8068370B2 (en) * | 2008-04-18 | 2011-11-29 | Macronix International Co., Ltd. | Floating gate memory device with interpoly charge trapping structure |
| US7867899B2 (en) * | 2008-04-29 | 2011-01-11 | Spansion, Llc | Wordline resistance reduction method and structure in an integrated circuit memory device |
| JP2009272565A (ja) * | 2008-05-09 | 2009-11-19 | Toshiba Corp | 半導体記憶装置、及びその製造方法 |
| US8120072B2 (en) | 2008-07-24 | 2012-02-21 | Micron Technology, Inc. | JFET devices with increased barrier height and methods of making same |
| JP5459650B2 (ja) * | 2008-09-22 | 2014-04-02 | 株式会社東芝 | 不揮発性半導体記憶装置のメモリセル |
| CN102187460B (zh) * | 2008-10-23 | 2013-05-22 | Nxp股份有限公司 | 多晶体管存储单元 |
| US8081516B2 (en) * | 2009-01-02 | 2011-12-20 | Macronix International Co., Ltd. | Method and apparatus to suppress fringing field interference of charge trapping NAND memory |
| US8861273B2 (en) * | 2009-04-21 | 2014-10-14 | Macronix International Co., Ltd. | Bandgap engineered charge trapping memory in two-transistor nor architecture |
| EP2251907B1 (en) * | 2009-05-14 | 2015-12-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor Storage Device and Manufacturing Method |
| KR101149572B1 (ko) * | 2009-06-08 | 2012-05-29 | 광운대학교 산학협력단 | 스태거 터널 배리어를 가지는 비휘발성 메모리 소자 |
| TWI426610B (zh) * | 2009-07-22 | 2014-02-11 | Nat Univ Tsing Hua | 電荷儲存元件及其製造方法 |
| US20110101442A1 (en) * | 2009-11-02 | 2011-05-05 | Applied Materials, Inc. | Multi-Layer Charge Trap Silicon Nitride/Oxynitride Layer Engineering with Interface Region Control |
| KR101102406B1 (ko) * | 2010-06-15 | 2012-01-05 | 서울대학교산학협력단 | 전하 저장층을 구비한 단전자 트랜지스터 및 그 제조방법 |
| US8399310B2 (en) | 2010-10-29 | 2013-03-19 | Freescale Semiconductor, Inc. | Non-volatile memory and logic circuit process integration |
| US8829592B2 (en) * | 2010-12-14 | 2014-09-09 | Intel Corporation | Non-volatile storage element having dual work-function electrodes |
| CN102544099B (zh) * | 2010-12-31 | 2014-12-24 | 中国科学院微电子研究所 | 隧穿场效应晶体管及其制造方法 |
| US8564044B2 (en) | 2011-03-31 | 2013-10-22 | Freescale Semiconductor, Inc. | Non-volatile memory and logic circuit process integration |
| US8389365B2 (en) | 2011-03-31 | 2013-03-05 | Freescale Semiconductor, Inc. | Non-volatile memory and logic circuit process integration |
| US9318336B2 (en) | 2011-10-27 | 2016-04-19 | Globalfoundries U.S. 2 Llc | Non-volatile memory structure employing high-k gate dielectric and metal gate |
| US8658497B2 (en) | 2012-01-04 | 2014-02-25 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and logic integration |
| US8669158B2 (en) | 2012-01-04 | 2014-03-11 | Mark D. Hall | Non-volatile memory (NVM) and logic integration |
| US8906764B2 (en) | 2012-01-04 | 2014-12-09 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and logic integration |
| US8951863B2 (en) | 2012-04-06 | 2015-02-10 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and logic integration |
| US8722493B2 (en) | 2012-04-09 | 2014-05-13 | Freescale Semiconductor, Inc. | Logic transistor and non-volatile memory cell integration |
| US9087913B2 (en) | 2012-04-09 | 2015-07-21 | Freescale Semiconductor, Inc. | Integration technique using thermal oxide select gate dielectric for select gate and apartial replacement gate for logic |
| US8728886B2 (en) | 2012-06-08 | 2014-05-20 | Freescale Semiconductor, Inc. | Integrating formation of a replacement gate transistor and a non-volatile memory cell using a high-k dielectric |
| US8574987B1 (en) | 2012-06-08 | 2013-11-05 | Freescale Semiconductor, Inc. | Integrating formation of a replacement gate transistor and a non-volatile memory cell using an interlayer dielectric |
| US9111865B2 (en) | 2012-10-26 | 2015-08-18 | Freescale Semiconductor, Inc. | Method of making a logic transistor and a non-volatile memory (NVM) cell |
| US8716089B1 (en) | 2013-03-08 | 2014-05-06 | Freescale Semiconductor, Inc. | Integrating formation of a replacement gate transistor and a non-volatile memory cell having thin film storage |
| US8741719B1 (en) | 2013-03-08 | 2014-06-03 | Freescale Semiconductor, Inc. | Integrating formation of a logic transistor and a non-volatile memory cell using a partial replacement gate technique |
| US9006093B2 (en) | 2013-06-27 | 2015-04-14 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and high voltage transistor integration |
| US9129996B2 (en) | 2013-07-31 | 2015-09-08 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) cell and high-K and metal gate transistor integration |
| US8871598B1 (en) | 2013-07-31 | 2014-10-28 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and high-k and metal gate integration using gate-first methodology |
| US8877585B1 (en) | 2013-08-16 | 2014-11-04 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) cell, high voltage transistor, and high-K and metal gate transistor integration |
| US9082837B2 (en) | 2013-08-08 | 2015-07-14 | Freescale Semiconductor, Inc. | Nonvolatile memory bitcell with inlaid high k metal select gate |
| US9082650B2 (en) | 2013-08-21 | 2015-07-14 | Freescale Semiconductor, Inc. | Integrated split gate non-volatile memory cell and logic structure |
| US9252246B2 (en) | 2013-08-21 | 2016-02-02 | Freescale Semiconductor, Inc. | Integrated split gate non-volatile memory cell and logic device |
| US9275864B2 (en) | 2013-08-22 | 2016-03-01 | Freescale Semiconductor,Inc. | Method to form a polysilicon nanocrystal thin film storage bitcell within a high k metal gate platform technology using a gate last process to form transistor gates |
| US8932925B1 (en) | 2013-08-22 | 2015-01-13 | Freescale Semiconductor, Inc. | Split-gate non-volatile memory (NVM) cell and device structure integration |
| US8883624B1 (en) * | 2013-09-27 | 2014-11-11 | Cypress Semiconductor Corporation | Integration of a memory transistor into high-K, metal gate CMOS process flow |
| US9236453B2 (en) * | 2013-09-27 | 2016-01-12 | Ememory Technology Inc. | Nonvolatile memory structure and fabrication method thereof |
| US9129855B2 (en) | 2013-09-30 | 2015-09-08 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and high-k and metal gate integration using gate-first methodology |
| US9136129B2 (en) | 2013-09-30 | 2015-09-15 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and high-k and metal gate integration using gate-last methodology |
| US8901632B1 (en) | 2013-09-30 | 2014-12-02 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and high-K and metal gate integration using gate-last methodology |
| KR101494274B1 (ko) | 2013-11-08 | 2015-02-17 | 주식회사 유진테크 | 사이클릭 박막 증착 방법 및 반도체 제조 방법, 그리고 비휘발성 메모리 셀 |
| JP2015122343A (ja) * | 2013-12-20 | 2015-07-02 | 株式会社東芝 | 不揮発性半導体記憶装置の製造方法および不揮発性半導体記憶装置 |
| US9231077B2 (en) | 2014-03-03 | 2016-01-05 | Freescale Semiconductor, Inc. | Method of making a logic transistor and non-volatile memory (NVM) cell |
| US9252152B2 (en) | 2014-03-28 | 2016-02-02 | Freescale Semiconductor, Inc. | Method for forming a split-gate device |
| US9112056B1 (en) | 2014-03-28 | 2015-08-18 | Freescale Semiconductor, Inc. | Method for forming a split-gate device |
| US9472418B2 (en) | 2014-03-28 | 2016-10-18 | Freescale Semiconductor, Inc. | Method for forming a split-gate device |
| US9559113B2 (en) | 2014-05-01 | 2017-01-31 | Macronix International Co., Ltd. | SSL/GSL gate oxide in 3D vertical channel NAND |
| US9257445B2 (en) | 2014-05-30 | 2016-02-09 | Freescale Semiconductor, Inc. | Method of making a split gate non-volatile memory (NVM) cell and a logic transistor |
| US9343314B2 (en) | 2014-05-30 | 2016-05-17 | Freescale Semiconductor, Inc. | Split gate nanocrystal memory integration |
| US9379222B2 (en) | 2014-05-30 | 2016-06-28 | Freescale Semiconductor, Inc. | Method of making a split gate non-volatile memory (NVM) cell |
| CN105514106B (zh) * | 2014-09-22 | 2018-12-21 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件及其制造方法和电子装置 |
| KR102446409B1 (ko) * | 2015-09-18 | 2022-09-22 | 삼성전자주식회사 | 시냅스 메모리 소자의 제조방법 |
| US9515158B1 (en) * | 2015-10-20 | 2016-12-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure with insertion layer and method for manufacturing the same |
| US10553708B2 (en) * | 2017-08-29 | 2020-02-04 | International Business Machines Corporation | Twin gate tunnel field-effect transistor (FET) |
| CN108735753B (zh) * | 2018-07-18 | 2023-10-13 | 长鑫存储技术有限公司 | 非易失性半导体存储器件 |
| CN109950316B (zh) * | 2019-03-26 | 2020-03-20 | 湘潭大学 | 一种氧化铪基铁电栅场效应晶体管及其制备方法 |
Family Cites Families (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE4023576A1 (de) * | 1990-07-25 | 1992-01-30 | Basf Ag | Verfahren zur herstellung von l-lysin produzierenden mikroorganismen |
| US5508543A (en) * | 1994-04-29 | 1996-04-16 | International Business Machines Corporation | Low voltage memory |
| JP2000049245A (ja) * | 1998-07-31 | 2000-02-18 | Sony Corp | 不揮発性半導体メモリセル、及び不揮発性半導体メモリセルにおけるデータ書き込み制御方法 |
| US6559007B1 (en) * | 2000-04-06 | 2003-05-06 | Micron Technology, Inc. | Method for forming flash memory device having a tunnel dielectric comprising nitrided oxide |
| JP4096507B2 (ja) * | 2000-09-29 | 2008-06-04 | 富士通株式会社 | 半導体装置の製造方法 |
| US7253467B2 (en) * | 2001-06-28 | 2007-08-07 | Samsung Electronics Co., Ltd. | Non-volatile semiconductor memory devices |
| US7042043B2 (en) * | 2001-08-30 | 2006-05-09 | Micron Technology, Inc. | Programmable array logic or memory devices with asymmetrical tunnel barriers |
| US6509282B1 (en) | 2001-11-26 | 2003-01-21 | Advanced Micro Devices, Inc. | Silicon-starved PECVD method for metal gate electrode dielectric spacer |
| KR100444603B1 (ko) * | 2001-12-22 | 2004-08-16 | 주식회사 하이닉스반도체 | 탄탈륨 펜타 옥사이드-알루미늄 옥사이드 유전체막 제조방법 및 이를 적용한 반도체 소자 |
| JP3658564B2 (ja) * | 2002-01-17 | 2005-06-08 | 株式会社東芝 | 半導体装置 |
| JP2004023044A (ja) * | 2002-06-20 | 2004-01-22 | Toshiba Corp | 不揮発性半導体記憶装置 |
| US7154140B2 (en) * | 2002-06-21 | 2006-12-26 | Micron Technology, Inc. | Write once read only memory with large work function floating gates |
| US6812517B2 (en) * | 2002-08-29 | 2004-11-02 | Freescale Semiconductor, Inc. | Dielectric storage memory cell having high permittivity top dielectric and method therefor |
| JP2004221309A (ja) * | 2003-01-15 | 2004-08-05 | Fujitsu Ltd | 半導体装置及びその製造方法 |
| US7154779B2 (en) * | 2004-01-21 | 2006-12-26 | Sandisk Corporation | Non-volatile memory cell using high-k material inter-gate programming |
| US7133316B2 (en) * | 2004-06-02 | 2006-11-07 | Macronix International Co., Ltd. | Program/erase method for P-channel charge trapping memory device |
| KR100597642B1 (ko) * | 2004-07-30 | 2006-07-05 | 삼성전자주식회사 | 비휘발성 메모리 소자 및 그 제조방법 |
-
2005
- 2005-10-07 KR KR1020050094516A patent/KR100688575B1/ko not_active IP Right Cessation
- 2005-10-08 CN CNB2005101199530A patent/CN100533742C/zh active Active
- 2005-10-11 US US11/246,114 patent/US7391075B2/en active Active
- 2005-10-11 JP JP2005296725A patent/JP2006114905A/ja active Pending
-
2008
- 2008-05-14 US US12/153,148 patent/US20080217677A1/en not_active Abandoned
Also Published As
| Publication number | Publication date |
|---|---|
| JP2006114905A (ja) | 2006-04-27 |
| KR20060052126A (ko) | 2006-05-19 |
| CN1790718A (zh) | 2006-06-21 |
| US20060118858A1 (en) | 2006-06-08 |
| US20080217677A1 (en) | 2008-09-11 |
| KR100688575B1 (ko) | 2007-03-02 |
| US7391075B2 (en) | 2008-06-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100533742C (zh) | 具有可选金属栅极材料的非易失性半导体存储器件 | |
| US7968931B2 (en) | Non-volatile semiconductor memory devices | |
| JP5027381B2 (ja) | ゲート積層物にｏｈａ膜を備える不揮発性半導体メモリ装置及びその製造方法 | |
| US7129136B2 (en) | Semiconductor memory device and manufacturing method thereof | |
| US8149628B2 (en) | Operating method of non-volatile memory device | |
| US20060180851A1 (en) | Non-volatile memory devices and methods of operating the same | |
| KR20090055202A (ko) | 플래시 메모리 소자 및 이를 포함하는 카드 및 시스템 | |
| US8460999B2 (en) | Non-volatile memory devices with multiple layers having band gap relationships among the layers | |
| CN101369583A (zh) | 可高速擦除的电荷捕捉存储单元 | |
| US7200040B2 (en) | Method of operating p-channel memory | |
| US10361093B2 (en) | Multi time programmable memories using local implantation in high-K/ metal gate technologies | |
| KR101231456B1 (ko) | 플래시 메모리 소자 | |
| USRE44950E1 (en) | Method for driving a nonvolatile semiconductor memory device | |
| Kang | Barrier engineering in metal–aluminum oxide–nitride–oxide–silicon (MANOS) flash memory | |
| Specht et al. | Simulation of high-K tunnel barriers for nonvolatile floating gate memories | |
| Ramkumar | Materials and device reliability in SONOS memories | |
| Ramkumar et al. | SONOS memories: Advances in materials and devices | |
| EP1748473A2 (en) | Non-volatile memory transistor with distributed charge storage sites | |
| KR100806087B1 (ko) | 비 휘발성 메모리 및 그 제조방법 | |
| Zakaria et al. | A simulation study of the effect engineered tunnel barrier to the floating gate flash memory devices | |
| Cho et al. | Hf-silicate inter-poly dielectric technology for sub 70nm body tied FinFET flash memory | |
| Adiono et al. | Design and simulation of hafnium dioxide based charge trapping flash memory device | |
| Wellekens et al. | The future of flash memory: is floating gate technology doomed to lose the race? | |
| Jeon et al. | The impact of work-function of metal gate and fixed oxide charge of high-k blocking dielectric on memory properties of NAND type charge trap flash memory devices | |
| Jeon et al. | The impact of work-function of metal gate and fixed oxide charge of high-κ blocking dielectric on memory properties of NAND type charge trap flash memory devices |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |