BR102013026784A2 - Dispositivo de carboneto de silício e método - Google Patents

Dispositivo de carboneto de silício e método Download PDF

Info

Publication number
BR102013026784A2
BR102013026784A2 BR102013026784-8A BR102013026784A BR102013026784A2 BR 102013026784 A2 BR102013026784 A2 BR 102013026784A2 BR 102013026784 A BR102013026784 A BR 102013026784A BR 102013026784 A2 BR102013026784 A2 BR 102013026784A2
Authority
BR
Brazil
Prior art keywords
silicon carbide
nickel
layer
silicon
carbide device
Prior art date
Application number
BR102013026784-8A
Other languages
English (en)
Portuguese (pt)
Inventor
Matthew Stum Zachary
Ghandi Reza
Original Assignee
General Electric Company
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by General Electric Company filed Critical General Electric Company
Publication of BR102013026784A2 publication Critical patent/BR102013026784A2/pt

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
    • H10D12/01—Manufacture or treatment
    • H10D12/031—Manufacture or treatment of IGBTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
    • H10D30/0281—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of lateral DMOS [LDMOS] FETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
    • H10D30/0281—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of lateral DMOS [LDMOS] FETs
    • H10D30/0285—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of lateral DMOS [LDMOS] FETs using formation of insulating sidewall spacers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
    • H10D30/0291—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
    • H10D30/0291—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs
    • H10D30/0293—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of vertical DMOS [VDMOS] FETs using formation of insulating sidewall spacers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/65—Lateral DMOS [LDMOS] FETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/66—Vertical DMOS [VDMOS] FETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/80—FETs having rectifying junction gate electrodes
    • H10D30/83—FETs having PN junction gate electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • H10D62/832—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
    • H10D62/8325—Silicon carbide
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
    • H10D64/0111—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors
    • H10D64/0112—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors using conductive layers comprising silicides
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
    • H10D64/0111—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors
    • H10D64/0115—Manufacture or treatment of electrodes ohmically coupled to a semiconductor to Group IV semiconductors to silicon carbide
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/62—Electrodes ohmically coupled to a semiconductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
    • H10P14/418—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials the conductive layers comprising transition metals
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
    • H10P14/42—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a gas or vapour
    • H10P14/43—Chemical deposition, e.g. chemical vapour deposition [CVD]
    • H10P14/432—Chemical deposition, e.g. chemical vapour deposition [CVD] using selective deposition
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/26—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials
    • H10P50/264—Dry etching; Plasma etching; Reactive-ion etching of conductive or resistive materials by chemical means
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
    • H10P50/28—Dry etching; Plasma etching; Reactive-ion etching of insulating materials
    • H10P50/282—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials
    • H10P50/283—Dry etching; Plasma etching; Reactive-ion etching of insulating materials of inorganic materials by chemical means
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H10P95/90—Thermal treatments, e.g. annealing or sintering
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/42—Vias, e.g. via plugs

Landscapes

  • Electrodes Of Semiconductors (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
BR102013026784-8A 2012-12-18 2013-10-17 Dispositivo de carboneto de silício e método BR102013026784A2 (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/718,031 2012-12-18
US13/718,031 US9230807B2 (en) 2012-12-18 2012-12-18 Systems and methods for ohmic contacts in silicon carbide devices

Publications (1)

Publication Number Publication Date
BR102013026784A2 true BR102013026784A2 (pt) 2014-09-16

Family

ID=49378169

Family Applications (1)

Application Number Title Priority Date Filing Date
BR102013026784-8A BR102013026784A2 (pt) 2012-12-18 2013-10-17 Dispositivo de carboneto de silício e método

Country Status (6)

Country Link
US (2) US9230807B2 (https=)
EP (1) EP2747147B1 (https=)
JP (2) JP6642931B2 (https=)
CN (1) CN103872103B (https=)
BR (1) BR102013026784A2 (https=)
CA (1) CA2829245C (https=)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9425153B2 (en) 2013-04-04 2016-08-23 Monolith Semiconductor Inc. Semiconductor devices comprising getter layers and methods of making and using the same
JP2016046309A (ja) * 2014-08-20 2016-04-04 住友電気工業株式会社 炭化珪素半導体装置の製造方法
US10680067B2 (en) * 2015-09-10 2020-06-09 Institute of Microelectronics, Chinese Academy of Sciences Silicon carbide MOSFET device and method for manufacturing the same
US9666482B1 (en) * 2016-09-14 2017-05-30 Infineon Technologies Ag Self aligned silicon carbide contact formation using protective layer
WO2019118845A1 (en) * 2017-12-17 2019-06-20 Applied Materials, Inc. Silicide films through selective deposition
US10629686B2 (en) * 2018-08-02 2020-04-21 Semiconductor Components Industries, Llc Carbon-controlled ohmic contact layer for backside ohmic contact on a silicon carbide power semiconductor device
EP3660885B1 (en) * 2018-11-28 2023-05-24 Infineon Technologies AG Group iii nitride device and method of fabricating an ohmic contact for a group iii nitride-based device
CN109979813B (zh) * 2019-03-28 2020-12-11 厦门市三安集成电路有限公司 一种低温碳化硅欧姆接触的制备方法及金属结构
US11075277B2 (en) 2019-06-04 2021-07-27 Genesic Semiconductor Inc. Manufacture of self-aligned power devices
JP7354028B2 (ja) * 2020-03-13 2023-10-02 株式会社東芝 半導体装置、半導体装置の製造方法、インバータ回路、駆動装置、車両、及び、昇降機
JP7354027B2 (ja) * 2020-03-13 2023-10-02 株式会社東芝 半導体装置、半導体装置の製造方法、インバータ回路、駆動装置、車両、及び、昇降機
US20230307507A1 (en) * 2022-03-25 2023-09-28 Fast SiC Semiconductor Incorporated Silicon carbide semiconductor device
CN115440807B (zh) * 2022-10-08 2025-08-01 青岛佳恩半导体有限公司 一种内绝缘结构的igbt结构及其工艺
CN117238969A (zh) * 2023-11-13 2023-12-15 深圳基本半导体有限公司 碳化硅mosfet器件及其制备方法与应用
CN120809576A (zh) * 2024-04-08 2025-10-17 达尔科技股份有限公司 功率半导体结构及其制造方法
CN119170625A (zh) * 2024-09-19 2024-12-20 桑德斯微电子器件（南京）有限公司 一种具有自对准通道和自对准接触区的半导体器件及制备

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2542920B1 (fr) 1983-03-18 1986-06-06 Commissariat Energie Atomique Procede de positionnement d'une ligne d'interconnexion sur un trou de contact electrique d'un circuit integre
JPH0864801A (ja) * 1994-08-26 1996-03-08 Fuji Electric Co Ltd 炭化けい素半導体素子およびその製造方法
US5510281A (en) 1995-03-20 1996-04-23 General Electric Company Method of fabricating a self-aligned DMOS transistor device using SiC and spacers
JPH10125620A (ja) 1996-10-17 1998-05-15 Denso Corp 炭化珪素半導体装置
US6043126A (en) * 1996-10-25 2000-03-28 International Rectifier Corporation Process for manufacture of MOS gated device with self aligned cells
JP3703643B2 (ja) * 1998-12-25 2005-10-05 三菱電機株式会社 半導体装置およびその製造方法
JP4876321B2 (ja) * 2001-03-30 2012-02-15 株式会社デンソー 炭化珪素半導体装置の製造方法
US7297626B1 (en) * 2001-08-27 2007-11-20 United States Of America As Represented By The Secretary Of The Army Process for nickel silicide Ohmic contacts to n-SiC
US8133789B1 (en) * 2003-04-11 2012-03-13 Purdue Research Foundation Short-channel silicon carbide power mosfet
JP4230869B2 (ja) * 2003-09-25 2009-02-25 株式会社東芝 高耐圧半導体装置
JP2005276978A (ja) * 2004-03-24 2005-10-06 Nissan Motor Co Ltd オーミック電極構造体の製造方法、オーミック電極構造体、半導体装置の製造方法および半導体装置
US20060006393A1 (en) * 2004-07-06 2006-01-12 Ward Allan Iii Silicon-rich nickel-silicide ohmic contacts for SiC semiconductor devices
GB2424312B (en) 2005-03-14 2010-03-03 Denso Corp Method of forming an ohmic contact in wide band semiconductor
US8377812B2 (en) 2006-11-06 2013-02-19 General Electric Company SiC MOSFETs and self-aligned fabrication methods thereof
US20080108190A1 (en) 2006-11-06 2008-05-08 General Electric Company SiC MOSFETs and self-aligned fabrication methods thereof
JP4939960B2 (ja) * 2007-02-05 2012-05-30 株式会社東芝 半導体装置およびその製造方法
JP4539684B2 (ja) * 2007-06-21 2010-09-08 株式会社デンソー 炭化珪素半導体装置およびその製造方法
WO2009019837A1 (ja) * 2007-08-07 2009-02-12 Panasonic Corporation 炭化珪素半導体素子およびその製造方法
JP2009043880A (ja) * 2007-08-08 2009-02-26 Panasonic Corp 炭化珪素半導体装置の製造方法および炭化珪素半導体装置
JP2009194216A (ja) * 2008-02-15 2009-08-27 Hitachi Ltd 半導体装置の製造方法
EP2139031A4 (en) * 2008-02-22 2011-11-30 Sumitomo Electric Industries SEMICONDUCTOR COMPONENT AND MANUFACTURING METHOD THEREFOR
JP5477286B2 (ja) * 2008-04-15 2014-04-23 住友電気工業株式会社 半導体装置およびその製造方法
US8035112B1 (en) * 2008-04-23 2011-10-11 Purdue Research Foundation SIC power DMOSFET with self-aligned source contact
US8188482B2 (en) 2008-12-22 2012-05-29 Infineon Technologies Austria Ag SiC semiconductor device with self-aligned contacts, integrated circuit and manufacturing method
JP2012094555A (ja) * 2009-02-18 2012-05-17 Mitsubishi Electric Corp 半導体装置の製造方法
WO2011027540A1 (ja) * 2009-09-02 2011-03-10 パナソニック株式会社 半導体素子およびその製造方法
JP5777455B2 (ja) * 2011-09-08 2015-09-09 株式会社東芝 半導体装置および半導体装置の製造方法

Also Published As

Publication number Publication date
CA2829245A1 (en) 2014-06-18
EP2747147A3 (en) 2017-08-02
JP6537082B2 (ja) 2019-07-03
US9601332B2 (en) 2017-03-21
US20140167068A1 (en) 2014-06-19
JP6642931B2 (ja) 2020-02-12
US20160118258A1 (en) 2016-04-28
CN103872103A (zh) 2014-06-18
CA2829245C (en) 2020-09-22
JP2014120758A (ja) 2014-06-30
US9230807B2 (en) 2016-01-05
CN103872103B (zh) 2019-08-20
JP2018082190A (ja) 2018-05-24
EP2747147A2 (en) 2014-06-25
EP2747147B1 (en) 2019-02-06

Similar Documents

Publication Publication Date Title
BR102013026784A2 (pt) Dispositivo de carboneto de silício e método
US9196710B2 (en) Integrated circuits with relaxed silicon / germanium fins
CN110663117B (zh) 一种石墨烯场效应晶体管及其制备方法
JPS6046074A (ja) 電界効果トランジスタの製造方法
KR20120024805A (ko) 이격된 도전 라인에 대한 전기적 연결을 제공하는 방법
CN106044759B (zh) 一种调控石墨烯带隙方法
US7364978B2 (en) Method of fabricating semiconductor device
CN108463889A (zh) 场效应管及其制造方法
CN113437136A (zh) 一种半导体器件及其制备方法
US8586445B2 (en) Method for manufacturing a suspended membrane and dual-gate MOS transistor
CN104779164A (zh) 一种提高沟槽型vdmos栅氧层击穿电压的方法
WO2017024718A1 (zh) 薄膜晶体管的制作方法和阵列基板的制作方法
CN115084215B (zh) 功率半导体器件制造方法
US11651958B2 (en) Two-dimensional material device and method for manufacturing same
CN106206551B (zh) 一种具有压敏电阻的esd保护低压超结mosfet及其制造方法
US10587971B2 (en) Semiconductor device and manufacture thereof
CN118553620B (zh) 一种碳化硅功率器件及其制备方法
CN110707156B (zh) 薄膜晶体管及其制造方法
BR102020024866A2 (pt) Método de fabricação de sensor utbb soi mosfet e dispositivo sensor utbb soi mosfet
KR20230169844A (ko) 고이동도 박막 트랜지스터 구동 소자 및 이의 제조방법
CN104465339A (zh) 半导体器件的制造方法
CN116646242A (zh) 一种SiC器件欧姆接触及其制备方法和应用
JPH0547982B2 (https=)
CN106653686A (zh) 薄膜晶体管及其制备方法、阵列基板、显示设备
JPS62125680A (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
B03A Publication of a patent application or of a certificate of addition of invention [chapter 3.1 patent gazette]
B06F Objections, documents and/or translations needed after an examination request according [chapter 6.6 patent gazette]
B06U Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette]
B11B Dismissal acc. art. 36, par 1 of ipl - no reply within 90 days to fullfil the necessary requirements