US6410516B1
(en)
*
|
1986-01-09 |
2002-06-25 |
President & Fellows Of Harvard College |
Nuclear factors associated with transcriptional regulation
|
FR2773261B1
(fr)
|
1997-12-30 |
2000-01-28 |
Commissariat Energie Atomique |
Procede pour le transfert d'un film mince comportant une etape de creation d'inclusions
|
FR2811807B1
(fr)
*
|
2000-07-12 |
2003-07-04 |
Commissariat Energie Atomique |
Procede de decoupage d'un bloc de materiau et de formation d'un film mince
|
FR2823596B1
(fr)
|
2001-04-13 |
2004-08-20 |
Commissariat Energie Atomique |
Substrat ou structure demontable et procede de realisation
|
FR2830983B1
(fr)
*
|
2001-10-11 |
2004-05-14 |
Commissariat Energie Atomique |
Procede de fabrication de couches minces contenant des microcomposants
|
US7176108B2
(en)
|
2002-11-07 |
2007-02-13 |
Soitec Silicon On Insulator |
Method of detaching a thin film at moderate temperature after co-implantation
|
FR2847075B1
(fr)
*
|
2002-11-07 |
2005-02-18 |
Commissariat Energie Atomique |
Procede de formation d'une zone fragile dans un substrat par co-implantation
|
FR2848336B1
(fr)
|
2002-12-09 |
2005-10-28 |
Commissariat Energie Atomique |
Procede de realisation d'une structure contrainte destinee a etre dissociee
|
US7018909B2
(en)
|
2003-02-28 |
2006-03-28 |
S.O.I.Tec Silicon On Insulator Technologies S.A. |
Forming structures that include a relaxed or pseudo-relaxed layer on a substrate
|
US7348260B2
(en)
|
2003-02-28 |
2008-03-25 |
S.O.I.Tec Silicon On Insulator Technologies |
Method for forming a relaxed or pseudo-relaxed useful layer on a substrate
|
FR2851848B1
(fr)
*
|
2003-02-28 |
2005-07-08 |
Soitec Silicon On Insulator |
Relaxation a haute temperature d'une couche mince apres transfert
|
FR2856844B1
(fr)
|
2003-06-24 |
2006-02-17 |
Commissariat Energie Atomique |
Circuit integre sur puce de hautes performances
|
FR2857953B1
(fr)
|
2003-07-21 |
2006-01-13 |
Commissariat Energie Atomique |
Structure empilee, et procede pour la fabriquer
|
FR2861497B1
(fr)
|
2003-10-28 |
2006-02-10 |
Soitec Silicon On Insulator |
Procede de transfert catastrophique d'une couche fine apres co-implantation
|
US7772087B2
(en)
*
|
2003-12-19 |
2010-08-10 |
Commissariat A L'energie Atomique |
Method of catastrophic transfer of a thin film after co-implantation
|
FR2886051B1
(fr)
|
2005-05-20 |
2007-08-10 |
Commissariat Energie Atomique |
Procede de detachement d'un film mince
|
FR2889887B1
(fr)
|
2005-08-16 |
2007-11-09 |
Commissariat Energie Atomique |
Procede de report d'une couche mince sur un support
|
FR2891281B1
(fr)
|
2005-09-28 |
2007-12-28 |
Commissariat Energie Atomique |
Procede de fabrication d'un element en couches minces.
|
JP5042506B2
(ja)
*
|
2006-02-16 |
2012-10-03 |
信越化学工業株式会社 |
半導体基板の製造方法
|
FR2899378B1
(fr)
*
|
2006-03-29 |
2008-06-27 |
Commissariat Energie Atomique |
Procede de detachement d'un film mince par fusion de precipites
|
FR2910179B1
(fr)
|
2006-12-19 |
2009-03-13 |
Commissariat Energie Atomique |
PROCEDE DE FABRICATION DE COUCHES MINCES DE GaN PAR IMPLANTATION ET RECYCLAGE D'UN SUBSTRAT DE DEPART
|
WO2008123117A1
(en)
*
|
2007-03-26 |
2008-10-16 |
Semiconductor Energy Laboratory Co., Ltd. |
Soi substrate and method for manufacturing soi substrate
|
WO2008123116A1
(en)
*
|
2007-03-26 |
2008-10-16 |
Semiconductor Energy Laboratory Co., Ltd. |
Soi substrate and method for manufacturing soi substrate
|
CN101657882B
(zh)
|
2007-04-13 |
2012-05-30 |
株式会社半导体能源研究所 |
显示器件、用于制造显示器件的方法、以及soi衬底
|
US20100099640A1
(en)
*
|
2007-05-04 |
2010-04-22 |
Joannes Geuns |
Tissue degeneration protection
|
FR2925221B1
(fr)
|
2007-12-17 |
2010-02-19 |
Commissariat Energie Atomique |
Procede de transfert d'une couche mince
|
WO2010024987A1
(en)
|
2008-08-27 |
2010-03-04 |
S.O.I.Tec Silicon On Insulator Technologies |
Methods of fabricating semiconductor structures or devices using layers of semiconductor material having selected or controlled lattice parameters
|
US8367520B2
(en)
*
|
2008-09-22 |
2013-02-05 |
Soitec |
Methods and structures for altering strain in III-nitride materials
|
FR2936904B1
(fr)
|
2008-10-03 |
2011-01-14 |
Soitec Silicon On Insulator |
Procedes et structures pour alterer la contrainte dans des materiaux nitrure iii.
|
CN102239538A
(zh)
*
|
2008-09-24 |
2011-11-09 |
S.O.I.探测硅绝缘技术公司 |
形成经松弛半导体材料层、半导体结构、装置的方法及包含经松弛半导体材料层、半导体结构、装置的工程衬底
|
US8278193B2
(en)
*
|
2008-10-30 |
2012-10-02 |
Soitec |
Methods of forming layers of semiconductor material having reduced lattice strain, semiconductor structures, devices and engineered substrates including same
|
US8637383B2
(en)
|
2010-12-23 |
2014-01-28 |
Soitec |
Strain relaxation using metal materials and related structures
|
US8679942B2
(en)
|
2008-11-26 |
2014-03-25 |
Soitec |
Strain engineered composite semiconductor substrates and methods of forming same
|
US8278167B2
(en)
*
|
2008-12-18 |
2012-10-02 |
Micron Technology, Inc. |
Method and structure for integrating capacitor-less memory cell with logic
|
US20100187568A1
(en)
*
|
2009-01-28 |
2010-07-29 |
S.O.I.Tec Silicon On Insulator Technologies, S.A. |
Epitaxial methods and structures for forming semiconductor materials
|
US7927975B2
(en)
|
2009-02-04 |
2011-04-19 |
Micron Technology, Inc. |
Semiconductor material manufacture
|
US8198172B2
(en)
*
|
2009-02-25 |
2012-06-12 |
Micron Technology, Inc. |
Methods of forming integrated circuits using donor and acceptor substrates
|
US8178396B2
(en)
*
|
2009-03-11 |
2012-05-15 |
Micron Technology, Inc. |
Methods for forming three-dimensional memory devices, and related structures
|
FR2947098A1
(fr)
|
2009-06-18 |
2010-12-24 |
Commissariat Energie Atomique |
Procede de transfert d'une couche mince sur un substrat cible ayant un coefficient de dilatation thermique different de celui de la couche mince
|
JP5529963B2
(ja)
|
2009-07-20 |
2014-06-25 |
ソイテック |
半導体構造体または半導体デバイスを形成する方法および光起電力構造体
|
US8461566B2
(en)
|
2009-11-02 |
2013-06-11 |
Micron Technology, Inc. |
Methods, structures and devices for increasing memory density
|
CN102741999B
(zh)
|
2009-11-18 |
2015-07-15 |
Soitec公司 |
使用玻璃键合层制造半导体结构和器件的方法,和用所述方法形成的半导体结构和器件
|
US8288795B2
(en)
|
2010-03-02 |
2012-10-16 |
Micron Technology, Inc. |
Thyristor based memory cells, devices and systems including the same and methods for forming the same
|
US8507966B2
(en)
|
2010-03-02 |
2013-08-13 |
Micron Technology, Inc. |
Semiconductor cells, arrays, devices and systems having a buried conductive line and methods for forming the same
|
US8513722B2
(en)
|
2010-03-02 |
2013-08-20 |
Micron Technology, Inc. |
Floating body cell structures, devices including same, and methods for forming same
|
US9608119B2
(en)
|
2010-03-02 |
2017-03-28 |
Micron Technology, Inc. |
Semiconductor-metal-on-insulator structures, methods of forming such structures, and semiconductor devices including such structures
|
US9646869B2
(en)
|
2010-03-02 |
2017-05-09 |
Micron Technology, Inc. |
Semiconductor devices including a diode structure over a conductive strap and methods of forming such semiconductor devices
|
KR101807777B1
(ko)
|
2010-03-31 |
2017-12-11 |
소이텍 |
본딩된 반도체 구조들 및 이를 형성하는 방법
|
US8461017B2
(en)
|
2010-07-19 |
2013-06-11 |
Soitec |
Methods of forming bonded semiconductor structures using a temporary carrier having a weakened ion implant region for subsequent separation along the weakened region
|
TW201214627A
(en)
|
2010-09-10 |
2012-04-01 |
Soitec Silicon On Insulator |
Methods of forming through wafer interconnects in semiconductor structures using sacrificial material and semiconductor structures formes by such methods
|
WO2012085219A1
(en)
|
2010-12-23 |
2012-06-28 |
Soitec |
Strain relaxation using metal materials and related structures
|
US9082948B2
(en)
|
2011-02-03 |
2015-07-14 |
Soitec |
Methods of fabricating semiconductor structures using thermal spray processes, and semiconductor structures fabricated using such methods
|
US9142412B2
(en)
|
2011-02-03 |
2015-09-22 |
Soitec |
Semiconductor devices including substrate layers and overlying semiconductor layers having closely matching coefficients of thermal expansion, and related methods
|
US8436363B2
(en)
|
2011-02-03 |
2013-05-07 |
Soitec |
Metallic carrier for layer transfer and methods for forming the same
|
US8598621B2
(en)
|
2011-02-11 |
2013-12-03 |
Micron Technology, Inc. |
Memory cells, memory arrays, methods of forming memory cells, and methods of forming a shared doped semiconductor region of a vertically oriented thyristor and a vertically oriented access transistor
|
US8952418B2
(en)
|
2011-03-01 |
2015-02-10 |
Micron Technology, Inc. |
Gated bipolar junction transistors
|
US8519431B2
(en)
|
2011-03-08 |
2013-08-27 |
Micron Technology, Inc. |
Thyristors
|
US20120248621A1
(en)
*
|
2011-03-31 |
2012-10-04 |
S.O.I.Tec Silicon On Insulator Technologies |
Methods of forming bonded semiconductor structures, and semiconductor structures formed by such methods
|
TWI517226B
(zh)
|
2011-03-31 |
2016-01-11 |
索泰克公司 |
形成包含由一共同底材承載之兩個或以上已處理半導體構造之黏附半導體構造之方法及應用此等方法所形成之半導體構造
|
US8338294B2
(en)
|
2011-03-31 |
2012-12-25 |
Soitec |
Methods of forming bonded semiconductor structures including two or more processed semiconductor structures carried by a common substrate, and semiconductor structures formed by such methods
|
US8970045B2
(en)
|
2011-03-31 |
2015-03-03 |
Soitec |
Methods for fabrication of semiconductor structures including interposers with conductive vias, and related structures and devices
|
FR2978600B1
(fr)
|
2011-07-25 |
2014-02-07 |
Soitec Silicon On Insulator |
Procede et dispositif de fabrication de couche de materiau semi-conducteur
|
US8772848B2
(en)
|
2011-07-26 |
2014-07-08 |
Micron Technology, Inc. |
Circuit structures, memory circuitry, and methods
|
US8728863B2
(en)
|
2011-08-09 |
2014-05-20 |
Soitec |
Methods of forming bonded semiconductor structures including interconnect layers having one or more of electrical, optical, and fluidic interconnects therein, and bonded semiconductor structures formed using such methods
|
US8617925B2
(en)
|
2011-08-09 |
2013-12-31 |
Soitec |
Methods of forming bonded semiconductor structures in 3D integration processes using recoverable substrates, and bonded semiconductor structures formed by such methods
|
TWI500123B
(zh)
|
2011-08-09 |
2015-09-11 |
Soitec Silicon On Insulator |
包含內有一個或多個電性、光學及流體互連之互連層之黏附半導體構造之形成方法及應用此等方法形成之黏附半導體構造
|
US8842945B2
(en)
|
2011-08-09 |
2014-09-23 |
Soitec |
Methods of forming three dimensionally integrated semiconductor systems including photoactive devices and semiconductor-on-insulator substrates
|
TWI573198B
(zh)
|
2011-09-27 |
2017-03-01 |
索泰克公司 |
在三度空間集積製程中轉移材料層之方法及其相關結構與元件
|
US8841742B2
(en)
|
2011-09-27 |
2014-09-23 |
Soitec |
Low temperature layer transfer process using donor structure with material in recesses in transfer layer, semiconductor structures fabricated using such methods
|
US8673733B2
(en)
|
2011-09-27 |
2014-03-18 |
Soitec |
Methods of transferring layers of material in 3D integration processes and related structures and devices
|
WO2013093590A1
(en)
|
2011-12-23 |
2013-06-27 |
Soitec |
Methods of fabricating semiconductor structures using thermal spray processes, and semiconductor structures fabricated using such methods
|
US9136134B2
(en)
|
2012-02-22 |
2015-09-15 |
Soitec |
Methods of providing thin layers of crystalline semiconductor material, and related structures and devices
|
JP6193271B2
(ja)
|
2012-02-22 |
2017-09-06 |
ソイテック |
結晶半導体材料の薄層を設ける方法、ならびに関連する構造体およびデバイス
|
US8916483B2
(en)
|
2012-03-09 |
2014-12-23 |
Soitec |
Methods of forming semiconductor structures including III-V semiconductor material using substrates comprising molybdenum
|
WO2013132332A1
(en)
|
2012-03-09 |
2013-09-12 |
Soitec |
Methods for forming semiconductor structures including iii-v semiconductor material using substrates comprising molybdenum, and structures formed by such methods
|
US8980688B2
(en)
|
2012-06-28 |
2015-03-17 |
Soitec |
Semiconductor structures including fluidic microchannels for cooling and related methods
|
WO2014020387A1
(en)
|
2012-07-31 |
2014-02-06 |
Soitec |
Methods of forming semiconductor structures including mems devices and integrated circuits on opposing sides of substrates, and related structures and devices
|
WO2014020388A1
(en)
|
2012-07-31 |
2014-02-06 |
Soitec |
Methods of forming semiconductor structures including mems devices and integrated circuits on common sides of substrates, and related structures and devices
|
WO2014020389A1
(en)
|
2012-07-31 |
2014-02-06 |
Soitec |
Methods of forming semiconductor structures including a conductive interconnection, and related structures
|
CN104508815B
(zh)
|
2012-07-31 |
2018-02-13 |
索泰克公司 |
使用激光剥离过程制造半导体结构的方法和相关的半导体结构
|
WO2014030040A1
(en)
|
2012-08-24 |
2014-02-27 |
Soitec |
Methods of forming semiconductor structures and devices including graphene, and related structures and devices
|
TWI588955B
(zh)
|
2012-09-24 |
2017-06-21 |
索泰克公司 |
使用多重底材形成iii-v族半導體結構之方法及應用此等方法所製作之半導體元件
|
TWI602315B
(zh)
|
2013-03-08 |
2017-10-11 |
索泰克公司 |
具有經組構成效能更佳之低帶隙主動層之感光元件及相關方法
|
TWI593135B
(zh)
|
2013-03-15 |
2017-07-21 |
索泰克公司 |
具有含氮化銦鎵之主動區域之半導體結構,形成此等半導體結構之方法,以及應用此等半導體結構形成之發光元件
|
US9343626B2
(en)
|
2013-03-15 |
2016-05-17 |
Soitec |
Semiconductor structures having active regions comprising InGaN, methods of forming such semiconductor structures, and light emitting devices formed from such semiconductor structures
|
FR3003397B1
(fr)
|
2013-03-15 |
2016-07-22 |
Soitec Silicon On Insulator |
Structures semi-conductrices dotées de régions actives comprenant de l'INGAN
|
JP6400693B2
(ja)
|
2013-06-27 |
2018-10-03 |
ソイテックSoitec |
犠牲材料で充填されたキャビティを含む半導体構造を作製する方法
|
US9209301B1
(en)
|
2014-09-18 |
2015-12-08 |
Soitec |
Method for fabricating semiconductor layers including transistor channels having different strain states, and related semiconductor layers
|
US9165945B1
(en)
|
2014-09-18 |
2015-10-20 |
Soitec |
Method for fabricating semiconductor structures including transistor channels having different strain states, and related semiconductor structures
|
US9219150B1
(en)
|
2014-09-18 |
2015-12-22 |
Soitec |
Method for fabricating semiconductor structures including fin structures with different strain states, and related semiconductor structures
|
FR3121281B1
(fr)
*
|
2021-03-23 |
2023-11-24 |
Soitec Silicon On Insulator |
Procede de fabrication d’une structure composite comprenant une couche mince en semi-conducteur monocristallin sur un substrat support
|