ATE45825T1 - Anordnung zum verteilen des vorrangs zwischen zwei rechnern. - Google Patents

Anordnung zum verteilen des vorrangs zwischen zwei rechnern.

Info

Publication number
ATE45825T1
ATE45825T1 AT85905902T AT85905902T ATE45825T1 AT E45825 T1 ATE45825 T1 AT E45825T1 AT 85905902 T AT85905902 T AT 85905902T AT 85905902 T AT85905902 T AT 85905902T AT E45825 T1 ATE45825 T1 AT E45825T1
Authority
AT
Austria
Prior art keywords
priority
bus
access
priority unit
arrangement
Prior art date
Application number
AT85905902T
Other languages
English (en)
Inventor
Lars-Oerjan Kling
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Application granted granted Critical
Publication of ATE45825T1 publication Critical patent/ATE45825T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/366—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using a centralised polling arbiter
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/46—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using electromechanical counter-type accumulators

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Bus Control (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
  • Remote Monitoring And Control Of Power-Distribution Networks (AREA)
  • Supply And Distribution Of Alternating Current (AREA)
  • Transmitters (AREA)
  • Steroid Compounds (AREA)
  • Electronic Switches (AREA)
  • Medicines That Contain Protein Lipid Enzymes And Other Medicines (AREA)
  • Peptides Or Proteins (AREA)
  • Curing Cements, Concrete, And Artificial Stone (AREA)
  • Saccharide Compounds (AREA)
  • Devices For Checking Fares Or Tickets At Control Points (AREA)
AT85905902T 1984-12-12 1985-11-01 Anordnung zum verteilen des vorrangs zwischen zwei rechnern. ATE45825T1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
SE8406312A SE445861B (sv) 1984-12-12 1984-12-12 Prioritetsfordelningsanordning for datorer
EP85905902A EP0205472B1 (de) 1984-12-12 1985-11-01 Anordnung zum verteilen des vorrangs zwischen zwei rechnern
PCT/SE1985/000429 WO1986003606A1 (en) 1984-12-12 1985-11-01 Arrangement for apportioning priority among co-operating computers

Publications (1)

Publication Number Publication Date
ATE45825T1 true ATE45825T1 (de) 1989-09-15

Family

ID=20358135

Family Applications (1)

Application Number Title Priority Date Filing Date
AT85905902T ATE45825T1 (de) 1984-12-12 1985-11-01 Anordnung zum verteilen des vorrangs zwischen zwei rechnern.

Country Status (23)

Country Link
US (1) US4791563A (de)
EP (1) EP0205472B1 (de)
JP (1) JPH0630086B2 (de)
KR (1) KR910003015B1 (de)
AT (1) ATE45825T1 (de)
BR (1) BR8507112A (de)
CA (1) CA1241767A (de)
DE (1) DE3572552D1 (de)
DK (1) DK165077C (de)
EG (1) EG17290A (de)
ES (1) ES8702677A1 (de)
FI (1) FI88549C (de)
GR (1) GR852847B (de)
IE (1) IE57050B1 (de)
IT (1) IT1186409B (de)
MA (1) MA20594A1 (de)
MX (1) MX158467A (de)
NO (1) NO170999C (de)
NZ (1) NZ214010A (de)
PT (1) PT81612B (de)
SE (1) SE445861B (de)
TR (1) TR22658A (de)
WO (1) WO1986003606A1 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU595691B2 (en) * 1987-03-26 1990-04-05 Honeywell Bull Inc. Tandem priority resolver
JP2635639B2 (ja) * 1987-12-28 1997-07-30 株式会社東芝 データ処理装置
JP2635995B2 (ja) * 1988-05-18 1997-07-30 株式会社日立製作所 プロセッサを有するシステム
JPH0289149A (ja) * 1988-09-26 1990-03-29 Matsushita Electric Ind Co Ltd バス優先順位装置
DE69030640T2 (de) * 1989-11-03 1997-11-06 Compaq Computer Corp Multiprozessorarbitrierung in für Einzelprozessor bestimmten Arbitrierungsschemas
US5081578A (en) * 1989-11-03 1992-01-14 Ncr Corporation Arbitration apparatus for a parallel bus
EP0444711A3 (en) * 1990-03-02 1994-07-20 Fujitsu Ltd Bus control system in a multi-processor system
US5414818A (en) * 1990-04-06 1995-05-09 Mti Technology Corporation Method and apparatus for controlling reselection of a bus by overriding a prioritization protocol
US5297277A (en) * 1990-08-31 1994-03-22 International Business Machines Corporation Apparatus for monitoring data transfers of an oemi channel interface
JPH06110825A (ja) * 1992-09-30 1994-04-22 Nec Corp 共通バス制御方式
US5519838A (en) * 1994-02-24 1996-05-21 Hewlett-Packard Company Fast pipelined distributed arbitration scheme
US5740383A (en) * 1995-12-22 1998-04-14 Cirrus Logic, Inc. Dynamic arbitration priority
US6374319B1 (en) 1999-06-22 2002-04-16 Philips Electronics North America Corporation Flag-controlled arbitration of requesting agents
FR2894696A1 (fr) * 2005-12-14 2007-06-15 Thomson Licensing Sas Procede d'acces a un bus de transmission de donnees, dispositif et systeme correspondant

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5812611B2 (ja) * 1975-10-15 1983-03-09 株式会社東芝 デ−タテンソウセイギヨホウシキ
US4059851A (en) * 1976-07-12 1977-11-22 Ncr Corporation Priority network for devices coupled by a common bus
US4096571A (en) * 1976-09-08 1978-06-20 Codex Corporation System for resolving memory access conflicts among processors and minimizing processor waiting times for access to memory by comparing waiting times and breaking ties by an arbitrary priority ranking
US4096569A (en) * 1976-12-27 1978-06-20 Honeywell Information Systems Inc. Data processing system having distributed priority network with logic for deactivating information transfer requests
SE414087B (sv) * 1977-02-28 1980-07-07 Ellemtel Utvecklings Ab Anordning i ett datorsystem vid utsendning av signaler fran en processor till en eller flera andra processorer varvid prioriterade signaler sends direkt utan tidsfordrojning och oprioriterade signalers ordningsfoljd ...
US4121285A (en) * 1977-04-01 1978-10-17 Ultronic Systems Corporation Automatic alternator for priority circuit
US4257095A (en) * 1978-06-30 1981-03-17 Intel Corporation System bus arbitration, circuitry and methodology
IT1100916B (it) * 1978-11-06 1985-09-28 Honeywell Inf Systems Apparato per gestione di richieste di trasferimento dati in sistemi di elaborazione dati
US4271467A (en) * 1979-01-02 1981-06-02 Honeywell Information Systems Inc. I/O Priority resolver

Also Published As

Publication number Publication date
NO170999C (no) 1993-01-06
DK381686D0 (da) 1986-08-11
NO862764D0 (no) 1986-07-08
PT81612B (pt) 1987-09-30
ES549805A0 (es) 1986-12-16
KR910003015B1 (ko) 1991-05-15
EP0205472B1 (de) 1989-08-23
NZ214010A (en) 1988-10-28
IT8523124A0 (it) 1985-12-06
SE445861B (sv) 1986-07-21
JPS62501039A (ja) 1987-04-23
EG17290A (en) 1989-06-30
CA1241767A (en) 1988-09-06
WO1986003606A1 (en) 1986-06-19
FI88549C (sv) 1993-05-25
SE8406312L (sv) 1986-06-13
SE8406312D0 (sv) 1984-12-12
IE853053L (en) 1986-06-12
GR852847B (de) 1985-12-02
IE57050B1 (en) 1992-04-08
ES8702677A1 (es) 1986-12-16
DK165077B (da) 1992-10-05
NO170999B (no) 1992-09-28
NO862764L (no) 1986-07-08
TR22658A (tr) 1988-02-08
DK381686A (da) 1986-08-11
EP0205472A1 (de) 1986-12-30
FI88549B (fi) 1993-02-15
MX158467A (es) 1989-02-03
MA20594A1 (fr) 1986-07-01
US4791563A (en) 1988-12-13
FI862682A (fi) 1986-06-24
PT81612A (en) 1986-01-02
FI862682A0 (fi) 1986-06-24
JPH0630086B2 (ja) 1994-04-20
BR8507112A (pt) 1987-03-31
DK165077C (da) 1993-02-22
IT1186409B (it) 1987-11-26
KR870700156A (ko) 1987-03-14
DE3572552D1 (en) 1989-09-28

Similar Documents

Publication Publication Date Title
ATE45825T1 (de) Anordnung zum verteilen des vorrangs zwischen zwei rechnern.
JPS57101967A (en) Multiplex processor system
KR910008592A (ko) Cpu의 버스 소유권의 해제 방지 지연 논리
JPS56149627A (en) Fault informing system among plural devices
JPS6448154A (en) Bus arbitrating circuit with timeout monitor
JPS57178553A (en) Multiprocessor system
JPS61213955A (ja) バス占有制御方式
JPS56145448A (en) Common-use control system
JPS56161740A (en) Determining system for right of usage of bus
SU1152034A1 (ru) Устройство дл управлени регенерацией информации в динамической пам ти
EP0341670A3 (de) Verarbeitungszeitzuordnungssystem und -verfahren
JPS6468864A (en) Parallel data processing system
JPS55108068A (en) Memory control system
IT1168874B (it) Perfezionamento nei sistemi calcolatori con ripartizione dei cicli di bus
JPH0216667A (ja) プロセッサ・システム
IT1184485B (it) Uso della tosilolorammide o di un suo sale per preparare composizioni acide per uso odontoiatrico
IT1184615B (it) Dispositivo contatore per biscotti e simili
KR910012953A (ko) 다중처리기 시스템에서의 LSM(Line Selection Matrix)
JPS6467664A (en) Information processor
IT1184228B (it) Filtro pressa continuo con dispositivo di asciugamento del pannello di filtraggio
KR910012964A (ko) 인터럽트 버스의 중재 방법
KR960001994A (ko) 안정적인 버스 중재정보 구동을 위한 상태 할당방법
JPS5723133A (en) Priority interruption system
IT1184121B (it) Composti ad attivita' antiinfiammatoria e formulazioni farmaceutiche che li contengono
IT1184720B (it) Determinazione dei nitriti contenuti nei bagni di fosfatazione o in altre soluzioni,mediante misura della pressione sviluppata decomponendoli,con reazione chimica,ad azoto

Legal Events

Date Code Title Description
UEP Publication of translation of european patent specification
REN Ceased due to non-payment of the annual fee