JPS5723133A - Priority interruption system - Google Patents

Priority interruption system

Info

Publication number
JPS5723133A
JPS5723133A JP9824580A JP9824580A JPS5723133A JP S5723133 A JPS5723133 A JP S5723133A JP 9824580 A JP9824580 A JP 9824580A JP 9824580 A JP9824580 A JP 9824580A JP S5723133 A JPS5723133 A JP S5723133A
Authority
JP
Japan
Prior art keywords
interruption
gate
circuit
bus
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9824580A
Other languages
Japanese (ja)
Inventor
Hiroshi Nagase
Takao Ueno
Kazuhiro Hiraide
Akira Ishizawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP9824580A priority Critical patent/JPS5723133A/en
Publication of JPS5723133A publication Critical patent/JPS5723133A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Small-Scale Networks (AREA)

Abstract

PURPOSE:To reduce a processing load by providing an interruption requesting circuit with a counter synchronized among circuits and by permitting a circuit having made an interruption request to inform a processor of its address independently. CONSTITUTION:A timing indicating circuit 25 generates a strobe signal for a gate 21 every time the contents of a counter 13 coincide with a given address 10 characteristic to a corresponding interface device (IF). An interruption pulse generated in the IF sets a flip-flop (FF)16 to be inputted to the gate 21. The input gate 21 of an interruption bus control circuit 26 turns on only when their two signals are present and no interruption signal is present on an interruption display bus 101, thereby setting an FF17. At this time, the interruption signal is sent onto the interruption display bus 101 via a buffer 22 and at the same time, it is also sent onto its address bus 102 via a gate 20. The figure shows an interruption control part by 2, a block interruption part by 4, and a processor by 3.
JP9824580A 1980-07-18 1980-07-18 Priority interruption system Pending JPS5723133A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9824580A JPS5723133A (en) 1980-07-18 1980-07-18 Priority interruption system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9824580A JPS5723133A (en) 1980-07-18 1980-07-18 Priority interruption system

Publications (1)

Publication Number Publication Date
JPS5723133A true JPS5723133A (en) 1982-02-06

Family

ID=14214567

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9824580A Pending JPS5723133A (en) 1980-07-18 1980-07-18 Priority interruption system

Country Status (1)

Country Link
JP (1) JPS5723133A (en)

Similar Documents

Publication Publication Date Title
KR920004403B1 (en) Interrupt controller
JPS57117027A (en) Signal sending and receiving circuit
ES8501189A1 (en) Teletext device with reduced page-access time.
DK381686A (en) PRIORITY DISTRIBUTION CIRCUIT FOR CO-OPERATING COMPUTERS
JPS5723133A (en) Priority interruption system
JPS55121521A (en) Data bus control system
JPS55116122A (en) Information processor
JPS5771034A (en) Bus conflict preventing circuit
JPS5627429A (en) Bus control system
JPS5672753A (en) Selective processor for occupation of common bus line
JPS5643850A (en) Intermultiplexer communication control system
JPS55119756A (en) Monitor system for processor
JPS57125425A (en) System for information transmission
JPS5723131A (en) Acquisition system for priority right of interruption
JPS6448160A (en) Serial interface control system
JPS56108125A (en) Access device
JPS57206974A (en) Shared memory control circuit
JPS5478635A (en) Data transfer control circuit
JPS57109022A (en) Control system for common signal bus
JPS56168256A (en) Data processor
JPS54114937A (en) Bus scramble circuit
JPS55153450A (en) Control system for line polarity
JPS57109026A (en) Bus controlling system
JPS54162419A (en) Data input device
JPS5659335A (en) Bus check system