JPS55121521A - Data bus control system - Google Patents

Data bus control system

Info

Publication number
JPS55121521A
JPS55121521A JP2907379A JP2907379A JPS55121521A JP S55121521 A JPS55121521 A JP S55121521A JP 2907379 A JP2907379 A JP 2907379A JP 2907379 A JP2907379 A JP 2907379A JP S55121521 A JPS55121521 A JP S55121521A
Authority
JP
Japan
Prior art keywords
bus
bsav
controller
signal
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2907379A
Other languages
Japanese (ja)
Other versions
JPS5913765B2 (en
Inventor
Shigeo Shimazaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panafacom Ltd
Original Assignee
Panafacom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panafacom Ltd filed Critical Panafacom Ltd
Priority to JP2907379A priority Critical patent/JPS5913765B2/en
Publication of JPS55121521A publication Critical patent/JPS55121521A/en
Publication of JPS5913765B2 publication Critical patent/JPS5913765B2/en
Expired legal-status Critical Current

Links

Landscapes

  • Small-Scale Networks (AREA)
  • Bus Control (AREA)

Abstract

PURPOSE: To enable continuous data transfer with the simple procedure of occupying a bus by inhibiting a controller from changing bus-service available signals while one of processors PU sends a bus-service request signal to the bus controller, in the system which has processors PU connected to the same bus and processes data at a high speed.
CONSTITUTION: Via data bus 5, PU's are connected to a memory unit, and bus controller (BC)4 controls data bus 5. Bus-service request signal BSRQ lines 6a and 6b and bus-service available signal BSAV lines 7a and 7b are connected to respective PU's. On every data transfer, transfer control circuit 8 detects its completion and generates signal 14. Then, BSRQs 6a and 6b generated by PU's are inputted to S terminals of FF circuits 9 and 10 and outputs 15 and 16 are also inputted to R terminals. Available signal control circuit 13 is that which sends its output to BSAV's 7a and 7b corresponding to BSAV's 17 and 18.
COPYRIGHT: (C)1980,JPO&Japio
JP2907379A 1979-03-13 1979-03-13 Data bus control method Expired JPS5913765B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2907379A JPS5913765B2 (en) 1979-03-13 1979-03-13 Data bus control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2907379A JPS5913765B2 (en) 1979-03-13 1979-03-13 Data bus control method

Publications (2)

Publication Number Publication Date
JPS55121521A true JPS55121521A (en) 1980-09-18
JPS5913765B2 JPS5913765B2 (en) 1984-03-31

Family

ID=12266169

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2907379A Expired JPS5913765B2 (en) 1979-03-13 1979-03-13 Data bus control method

Country Status (1)

Country Link
JP (1) JPS5913765B2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5650964U (en) * 1976-07-15 1981-05-06
JPS5755439A (en) * 1980-09-20 1982-04-02 Fujitsu Ltd Common bus control system
US4630265A (en) * 1984-09-26 1986-12-16 General Electric Company Method and apparatus for selecting for use between data buses in a redundant bus communication system
JPH01119847A (en) * 1987-11-04 1989-05-11 Matsushita Electric Ind Co Ltd Data transfer method

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0543268Y2 (en) * 1985-11-25 1993-10-29

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5650964U (en) * 1976-07-15 1981-05-06
JPS5755439A (en) * 1980-09-20 1982-04-02 Fujitsu Ltd Common bus control system
JPH0142014B2 (en) * 1980-09-20 1989-09-08 Fujitsu Ltd
US4630265A (en) * 1984-09-26 1986-12-16 General Electric Company Method and apparatus for selecting for use between data buses in a redundant bus communication system
JPH01119847A (en) * 1987-11-04 1989-05-11 Matsushita Electric Ind Co Ltd Data transfer method

Also Published As

Publication number Publication date
JPS5913765B2 (en) 1984-03-31

Similar Documents

Publication Publication Date Title
JPS56140459A (en) Data processing system
JPS5793422A (en) Dma controller
JPS562764A (en) Information transfer control system
JPS5636709A (en) Numerical control system
JPS55121521A (en) Data bus control system
JPS55162132A (en) Data transfer system
JPS5680722A (en) Interprocessor control system
JPS55110324A (en) Unit control circuit
JPS5368940A (en) Information transmission system
JPS5450247A (en) Interrupt control system
JPS54146552A (en) Interruption control system
JPS57125427A (en) Circuit for transmitting simultaneously command signal
JPS5627429A (en) Bus control system
JPS5587201A (en) Double system controller
JPS54151210A (en) Train speed check apparatus
JPS53139941A (en) Connection system for input and output control unit
JPS55131844A (en) Communication controller
JPS5498143A (en) Communication control system
JPS55116156A (en) Multiple access unit for external memory unit
JPS5654509A (en) Sequence controller
JPS55153021A (en) Data transfer system of multiprocessor system
JPS55134457A (en) Maintenance unit in multiprocessor system
JPS5582330A (en) Common bus control unit
JPS55150032A (en) Data transfer system
JPS5536830A (en) Multiprocessor control system of copier