JPS57109022A - Control system for common signal bus - Google Patents

Control system for common signal bus

Info

Publication number
JPS57109022A
JPS57109022A JP18559580A JP18559580A JPS57109022A JP S57109022 A JPS57109022 A JP S57109022A JP 18559580 A JP18559580 A JP 18559580A JP 18559580 A JP18559580 A JP 18559580A JP S57109022 A JPS57109022 A JP S57109022A
Authority
JP
Japan
Prior art keywords
cpu1
bus
controller
common signal
signal bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP18559580A
Other languages
Japanese (ja)
Inventor
Yoshio Sakurai
Shigeki Yamada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Nippon Telegraph and Telephone Corp
Original Assignee
NEC Corp
Nippon Telegraph and Telephone Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Telegraph and Telephone Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP18559580A priority Critical patent/JPS57109022A/en
Publication of JPS57109022A publication Critical patent/JPS57109022A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control

Abstract

PURPOSE:To realize application to even an input and output controller which requires high-speed data transfer by minimizing the processing interruption of a CPU, by limiting the processing interruption to only the time when the CPU uses a common signal bus. CONSTITUTION:A CPU1 is equipped with a main storage device 2 and an input and output controller 3 both connected to a common signal bus 4. Once the CC use display FF14 of the CPU1 is set, the CPU1 gains the right to use the bus 4 and inhibits a use request 5 from the controller 3 while a signal for CC in-use display 52 is outputted. Then, when the CPU1 does not use the bus 4 any more, an external use permission FF54 is set and a signal for use permission 6 is supplied to the controller 3. Even if a use request 11 is generated by the CPU1 during the period, the FF14 is inhibited from being set because the FF52 is set. As the use request 5 for the bus 4 from the controller 3 ends, the FF52 is reset and the FF14 is set, giving the CPU1 the right to use the bus 4.
JP18559580A 1980-12-26 1980-12-26 Control system for common signal bus Pending JPS57109022A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18559580A JPS57109022A (en) 1980-12-26 1980-12-26 Control system for common signal bus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18559580A JPS57109022A (en) 1980-12-26 1980-12-26 Control system for common signal bus

Publications (1)

Publication Number Publication Date
JPS57109022A true JPS57109022A (en) 1982-07-07

Family

ID=16173544

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18559580A Pending JPS57109022A (en) 1980-12-26 1980-12-26 Control system for common signal bus

Country Status (1)

Country Link
JP (1) JPS57109022A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4785682A (en) * 1987-05-20 1988-11-22 Honda Giken Kogyo Kabushiki Kaisha Power transmission device
US4831891A (en) * 1986-05-16 1989-05-23 Honda Giken Kogyo Kabushiki Kaisha Power transmission device for a tractor
US4938085A (en) * 1987-06-30 1990-07-03 Honda Giken Kogyo Kabushiki Kaisha Power transmission system in a tractor

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55116124A (en) * 1979-03-01 1980-09-06 Nippon Telegr & Teleph Corp <Ntt> Information processor

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55116124A (en) * 1979-03-01 1980-09-06 Nippon Telegr & Teleph Corp <Ntt> Information processor

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4831891A (en) * 1986-05-16 1989-05-23 Honda Giken Kogyo Kabushiki Kaisha Power transmission device for a tractor
US4785682A (en) * 1987-05-20 1988-11-22 Honda Giken Kogyo Kabushiki Kaisha Power transmission device
US4938085A (en) * 1987-06-30 1990-07-03 Honda Giken Kogyo Kabushiki Kaisha Power transmission system in a tractor

Similar Documents

Publication Publication Date Title
AU585076B2 (en) Interrupt handling in a multiprocessor computing system
DE3567115D1 (en) Microocomputer data processing systems permitting bus control by peripheral processing devices
JPS57109022A (en) Control system for common signal bus
JPS5727322A (en) Input and output controlling system of computer
JPS5674738A (en) Transfer system of display data
JPS57150017A (en) Direct memory access system
JPS5644925A (en) Control system of data processing system
JPS55116156A (en) Multiple access unit for external memory unit
JPS55112624A (en) Diagnosis unit for input and output bus and input and output device
JPS5696311A (en) Bus centralized monitoring system
JPS5759222A (en) Dma data transfer system
JPS57139833A (en) Interruption controlling circuit
JPS5798029A (en) Bus priority processing
JPS57206974A (en) Shared memory control circuit
JPS57114925A (en) Hold control system
JPS5563423A (en) Data transfer system
JPS56145442A (en) Multicomputer source controlling system
JPS5616221A (en) Control system for data transfer
JPS5699531A (en) Control method for bus usufructuary right of direct memory access channel
JPS5582330A (en) Common bus control unit
JPS57143658A (en) Microcomputer compounding system
JPS5755439A (en) Common bus control system
JPS57109026A (en) Bus controlling system
JPS55105753A (en) Interruption waiting system
JPS54101235A (en) Operational processor