JPS6468864A - Parallel data processing system - Google Patents

Parallel data processing system

Info

Publication number
JPS6468864A
JPS6468864A JP22536287A JP22536287A JPS6468864A JP S6468864 A JPS6468864 A JP S6468864A JP 22536287 A JP22536287 A JP 22536287A JP 22536287 A JP22536287 A JP 22536287A JP S6468864 A JPS6468864 A JP S6468864A
Authority
JP
Japan
Prior art keywords
busses
bus
data processing
plural
request
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP22536287A
Other languages
Japanese (ja)
Inventor
Seinosuke Narita
Hironori Kasahara
Shoji Daito
Masanori Hikichi
Chika Hashimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Fuji Facom Corp
Original Assignee
Fuji Electric Co Ltd
Fuji Facom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd, Fuji Facom Corp filed Critical Fuji Electric Co Ltd
Priority to JP22536287A priority Critical patent/JPS6468864A/en
Publication of JPS6468864A publication Critical patent/JPS6468864A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)

Abstract

PURPOSE:To increase the data processing speed of plural processors by issuing a bus use request to all of plural busses at the time of using busses by plural processing parts and using one of busses, whose use is permitted, to automatically transfer data. CONSTITUTION:When only one of busses 3A and 3B can be used when a data processing part 1 issues an internal bus request to both of busses 3A and 3B, this bus is used to transfer data. When the use permission signal is outputted from both of busses 3A and 3B when the data processing part 1 issues the internal bus request to both of busses 3A and 3B, the bus 3A is preferentially used by a preferential use determining circuit 8. An unused bus is always used in this manner, and the efficiency of bus is twice as high as that of a single busses. Thus, the data processing speed is increased.
JP22536287A 1987-09-10 1987-09-10 Parallel data processing system Pending JPS6468864A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP22536287A JPS6468864A (en) 1987-09-10 1987-09-10 Parallel data processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP22536287A JPS6468864A (en) 1987-09-10 1987-09-10 Parallel data processing system

Publications (1)

Publication Number Publication Date
JPS6468864A true JPS6468864A (en) 1989-03-14

Family

ID=16828154

Family Applications (1)

Application Number Title Priority Date Filing Date
JP22536287A Pending JPS6468864A (en) 1987-09-10 1987-09-10 Parallel data processing system

Country Status (1)

Country Link
JP (1) JPS6468864A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56114063A (en) * 1980-02-14 1981-09-08 Mitsubishi Electric Corp Multiprocessor

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56114063A (en) * 1980-02-14 1981-09-08 Mitsubishi Electric Corp Multiprocessor

Similar Documents

Publication Publication Date Title
CA2051177A1 (en) Bus master with antilockup and no idle bus cycles
JPS6468864A (en) Parallel data processing system
JPS5750037A (en) Data transfer system
JPS5622160A (en) Data processing system having additional processor
JPS56147224A (en) Information processor
JPS52105741A (en) Input and output sharing device
JPS559283A (en) Interface circuit system for floppy disc for microcomputer
JPS5336149A (en) Information processing system
JPS6448154A (en) Bus arbitrating circuit with timeout monitor
JPS54121632A (en) Interruption request system
JPS5644925A (en) Control system of data processing system
JPS53112625A (en) Bus occupation control system
JPS5563423A (en) Data transfer system
JPS6476254A (en) Device for arbitrating bus
JPS559277A (en) Information processor
JPS5660930A (en) Data transfer system
JPS5614329A (en) Data processing system
JPS56123052A (en) Multiprocessor system
JPS5783864A (en) Multiprocessor system
JPS6433657A (en) Memory access controller
DOBORDZHGINIDZE Comparison of the effectiveness of parallel and sequential data processing via minicomputer
JPS5316540A (en) Bus switching unit for electronic computer
JPS52102546A (en) Mosaic type illumination indicator
JPS52137233A (en) Computer duplex system
JPS57125450A (en) Information processing system