JPS5750037A - Data transfer system - Google Patents
Data transfer systemInfo
- Publication number
- JPS5750037A JPS5750037A JP55125838A JP12583880A JPS5750037A JP S5750037 A JPS5750037 A JP S5750037A JP 55125838 A JP55125838 A JP 55125838A JP 12583880 A JP12583880 A JP 12583880A JP S5750037 A JPS5750037 A JP S5750037A
- Authority
- JP
- Japan
- Prior art keywords
- common memory
- data
- bus
- bus line
- cpuii
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/167—Interprocessor communication using a common memory, e.g. mailbox
Abstract
PURPOSE:To reduce a circuit scale and to shorten a data transfer time, by connecting a bus extending to a common memory provided on a composite microprocessor system, to a bus changeover switch, and using the common memory, inhibiting a double connection. CONSTITUTION:In a system consisting of plural microprocessors (CPU), for instance, in case when a data is transferred to the right side CPUII from the left side CPUI, a bus line 5 and a common memory bus line 7 are connected by a common memory use request register 4, a changeover deciding part 3 for deciding a common memory use state, and a bus chageover switch 2, through various signal lines, and the data is transferred to a common memory 1. When the CPUI requests a data analysis to the CPUII, a bus line 6 and the common memory bus line 7 are connected by the same procedure as said one, and a data in the common memory 1 is transferred to the CPUII.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55125838A JPS5750037A (en) | 1980-09-10 | 1980-09-10 | Data transfer system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55125838A JPS5750037A (en) | 1980-09-10 | 1980-09-10 | Data transfer system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5750037A true JPS5750037A (en) | 1982-03-24 |
Family
ID=14920186
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55125838A Pending JPS5750037A (en) | 1980-09-10 | 1980-09-10 | Data transfer system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5750037A (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60136853A (en) * | 1983-12-26 | 1985-07-20 | Fujitsu Ltd | Data transfer system |
JPS6241699U (en) * | 1985-08-30 | 1987-03-12 | ||
JPS62174855A (en) * | 1986-01-28 | 1987-07-31 | Nec Corp | Bus switching method |
JPS63213298A (en) * | 1987-02-27 | 1988-09-06 | Shimadzu Corp | X-ray cinematographic equipment |
JPS63237154A (en) * | 1987-03-26 | 1988-10-03 | Asia Electron Kk | Memory access system |
US4866597A (en) * | 1984-04-26 | 1989-09-12 | Kabushiki Kaisha Toshiba | Multiprocessor system and control method therefor |
US6275875B1 (en) | 1991-04-15 | 2001-08-14 | Canon Kabushiki Kaisha | Electronic apparatus with version-up information having address information storing in EEPROM |
JP2012108886A (en) * | 2010-11-16 | 2012-06-07 | Micron Technology Inc | Multi-channel memory with embedded channel selection |
-
1980
- 1980-09-10 JP JP55125838A patent/JPS5750037A/en active Pending
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60136853A (en) * | 1983-12-26 | 1985-07-20 | Fujitsu Ltd | Data transfer system |
US4866597A (en) * | 1984-04-26 | 1989-09-12 | Kabushiki Kaisha Toshiba | Multiprocessor system and control method therefor |
JPS6241699U (en) * | 1985-08-30 | 1987-03-12 | ||
JPS62174855A (en) * | 1986-01-28 | 1987-07-31 | Nec Corp | Bus switching method |
JPS63213298A (en) * | 1987-02-27 | 1988-09-06 | Shimadzu Corp | X-ray cinematographic equipment |
JPS63237154A (en) * | 1987-03-26 | 1988-10-03 | Asia Electron Kk | Memory access system |
US6275875B1 (en) | 1991-04-15 | 2001-08-14 | Canon Kabushiki Kaisha | Electronic apparatus with version-up information having address information storing in EEPROM |
JP2012108886A (en) * | 2010-11-16 | 2012-06-07 | Micron Technology Inc | Multi-channel memory with embedded channel selection |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS564854A (en) | Control system for plural microprocessors | |
JPS5427741A (en) | Information processing organization | |
JPS5750037A (en) | Data transfer system | |
JPS5622160A (en) | Data processing system having additional processor | |
DE3277424D1 (en) | Coupler for processors | |
JPS5680722A (en) | Interprocessor control system | |
JPS6428735A (en) | Interruption control system | |
DE69023677T2 (en) | DMA transfer for computer system. | |
JPS5642867A (en) | Data exchange system for microcomputer system | |
JPS5423346A (en) | Integrated fault display unit | |
JPS5563423A (en) | Data transfer system | |
JPS5552130A (en) | Information processing unit | |
JPS57191757A (en) | Trouble reporting system for multiprocessor system | |
JPS5520507A (en) | Data transfer system | |
JPS5536830A (en) | Multiprocessor control system of copier | |
JPS55108068A (en) | Memory control system | |
JPS54543A (en) | Computer composite system | |
JPS54109733A (en) | Synchronous control system for interface device | |
JPS57132226A (en) | Interprocessor data transfer system | |
JPS56108159A (en) | Access control system | |
JPS6468755A (en) | Color electronic plate making system | |
JPS55159220A (en) | Processing system for interruption input | |
EP0198574A3 (en) | Apparatus and method for data copy consistency in a multi-cache data processing system | |
EP0361887A3 (en) | Multiple processor/cache memory system and data transaction control therefor | |
JPS55910A (en) | Multiple computer system |