JPS6433657A - Memory access controller - Google Patents
Memory access controllerInfo
- Publication number
- JPS6433657A JPS6433657A JP19088587A JP19088587A JPS6433657A JP S6433657 A JPS6433657 A JP S6433657A JP 19088587 A JP19088587 A JP 19088587A JP 19088587 A JP19088587 A JP 19088587A JP S6433657 A JPS6433657 A JP S6433657A
- Authority
- JP
- Japan
- Prior art keywords
- bus
- memory
- cpu
- access
- fast
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
- G06F13/285—Halt processor DMA
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Abstract
PURPOSE:To realize the system constitution where the performance of a fast CPU and a fast memory are maintained together with the software interchangeability secured with a system bus system, by using a dual bus system. CONSTITUTION:The access to a fast memory 12 and the local bus arbitration are performed at a high speed for a CPU 11 by a personal computer via a local bus 17. While an access is given to a slow memory 14 by the CPU 11 via a system bus 16. The access of a DMA controller 13 is carried out after a hold/hold acknowledge signal is transferred with the CPU 11. Then the controller 13 gives an access to the memory 14 via the bus 16 and also gives an access to the memory 1 also via the bus 16. Thus it is possible to form a system where the high-speed performance of the both the CPU and the memory together with the interchangeability secured with a system bus type architecture in terms of software.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19088587A JP2565916B2 (en) | 1987-07-30 | 1987-07-30 | Memory access controller |
US07/689,720 US5280589A (en) | 1987-07-30 | 1991-04-22 | Memory access control system for use with a relatively small size data processing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19088587A JP2565916B2 (en) | 1987-07-30 | 1987-07-30 | Memory access controller |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6433657A true JPS6433657A (en) | 1989-02-03 |
JP2565916B2 JP2565916B2 (en) | 1996-12-18 |
Family
ID=16265363
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP19088587A Expired - Fee Related JP2565916B2 (en) | 1987-07-30 | 1987-07-30 | Memory access controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2565916B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0341544A (en) * | 1989-07-07 | 1991-02-22 | Hitachi Ltd | Data processor for multibus data transfer control system |
JP2001523360A (en) * | 1994-12-23 | 2001-11-20 | マイクロン・テクノロジー・インコーポレイテッド | Main memory system with multiple data paths |
-
1987
- 1987-07-30 JP JP19088587A patent/JP2565916B2/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0341544A (en) * | 1989-07-07 | 1991-02-22 | Hitachi Ltd | Data processor for multibus data transfer control system |
JP2001523360A (en) * | 1994-12-23 | 2001-11-20 | マイクロン・テクノロジー・インコーポレイテッド | Main memory system with multiple data paths |
Also Published As
Publication number | Publication date |
---|---|
JP2565916B2 (en) | 1996-12-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5717014A (en) | Numerical controller | |
JPS5220735A (en) | Microprogram controlled computer system | |
JPS55153024A (en) | Bus control system | |
JPS5654535A (en) | Bus control system | |
JPS6433657A (en) | Memory access controller | |
JPS6435593A (en) | Character lithographing system | |
JPS54107647A (en) | Data processor | |
JPS5436140A (en) | Control unit for magnetic disc | |
JPS5394836A (en) | Data process system | |
JPS5760424A (en) | Data transfer controller | |
JPS6465617A (en) | Logic circuit and computer | |
JPS5587220A (en) | Interface controller | |
EP0278263A3 (en) | Multiple bus dma controller | |
JPS54129937A (en) | Bus control system | |
JPS6454562A (en) | Data transfer control system | |
JPS5759220A (en) | Data transfer system | |
JPS55157027A (en) | Input and output transfer control unit | |
JPS5427738A (en) | Bus stall processing system | |
JPS57176442A (en) | Information processing system | |
JPS643706A (en) | Controller | |
JPS5220737A (en) | Multiprocessor process synchronizing system | |
JPS6418858A (en) | Storing control system | |
JPS5279847A (en) | Information processing unit | |
JPS53108741A (en) | Arithmetic control system of information processor | |
JPS55135929A (en) | Input/output control device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |