JPS643706A - Controller - Google Patents
ControllerInfo
- Publication number
- JPS643706A JPS643706A JP15933687A JP15933687A JPS643706A JP S643706 A JPS643706 A JP S643706A JP 15933687 A JP15933687 A JP 15933687A JP 15933687 A JP15933687 A JP 15933687A JP S643706 A JPS643706 A JP S643706A
- Authority
- JP
- Japan
- Prior art keywords
- controller
- data
- external device
- reading
- transfer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Multi Processors (AREA)
- Control By Computers (AREA)
Abstract
PURPOSE:To realize the high-speed data reading operation within an external device via a main controller with no intervention of a complicated reading procedure, by using a secondary controller to read data out of the external device to be a controlled system and to transfer them to a two-port memory at all times. CONSTITUTION:A secondary controller 3 gives independently an access to an external device 9 with no request given from a main controller and extracts all data to transfer these data to a data buffer 12 of a two-port memory 10 set between both controllers 2 and 3. The controller 3 is set back to its original state after carrying out its normal processing. Thus the controller 3 transfers the data on the device 9 to the memory 10 in the intervals of its normal processing and regardless of the presence or absence of a request given from the controller 2. While the controller 2 completes its operation just by reading the data on the device 9 set at the buffer 12 by the controller 3 as necessary regardless of the working state of the controller 3 in case it is required to read the data out of the device 9 to be the controlled system of the controller 3.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15933687A JPS643706A (en) | 1987-06-26 | 1987-06-26 | Controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15933687A JPS643706A (en) | 1987-06-26 | 1987-06-26 | Controller |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS643706A true JPS643706A (en) | 1989-01-09 |
Family
ID=15691604
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15933687A Pending JPS643706A (en) | 1987-06-26 | 1987-06-26 | Controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS643706A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03127102A (en) * | 1989-10-12 | 1991-05-30 | Fuji Xerox Co Ltd | Large capacity data delivery system in storage device |
US9638070B2 (en) | 2013-03-15 | 2017-05-02 | Polaris Industries Inc. | Engine |
-
1987
- 1987-06-26 JP JP15933687A patent/JPS643706A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03127102A (en) * | 1989-10-12 | 1991-05-30 | Fuji Xerox Co Ltd | Large capacity data delivery system in storage device |
US9638070B2 (en) | 2013-03-15 | 2017-05-02 | Polaris Industries Inc. | Engine |
US10036311B2 (en) | 2013-03-15 | 2018-07-31 | Polaris Industries Inc. | Engine |
US10323568B2 (en) | 2013-03-15 | 2019-06-18 | Polaris Industries Inc. | Engine |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6419438A (en) | Hot stand-by memory copy system | |
MY109414A (en) | Bus interface logic for computer system having dual bus architecture | |
ES487281A1 (en) | A data processing system arranged for controlling the transfer of data between a central processing unit and a storage device thereof. | |
EP0285329A3 (en) | Dual-port timing controller | |
JPS5790740A (en) | Information transfer device | |
JPS643706A (en) | Controller | |
JPS56110125A (en) | Data processing device | |
DE3856389D1 (en) | Input-output control that has input / output windows with address ranges and has the ability to read and write beforehand | |
JPS5674738A (en) | Transfer system of display data | |
JPS56143583A (en) | Buffer memory control system | |
JPS6478361A (en) | Data processing system | |
JPS5424553A (en) | Control system for data transfer | |
JPS55146530A (en) | Data processing device | |
JPS55108030A (en) | Data transfer control system | |
JPS6448164A (en) | Processing end interrupt control system | |
JPS5750378A (en) | Control system of data processor | |
JPS56100586A (en) | Ipl system in decentralized processing electronic exchanger | |
JPS52125240A (en) | Data arrangement control system | |
JPS6412350A (en) | Disk cache control system | |
JPS6453224A (en) | Disk controller | |
JPS6466764A (en) | Adaptor control system | |
JPS5622157A (en) | Process system multiplexing system | |
EP0144432A4 (en) | Memory readout control system. | |
JPS6476132A (en) | Inter-storage unit page data transfer control system | |
JPS5776624A (en) | Input and output control adapter |